- 您現在的位置：買賣IC網 > PDF目錄98238 > TLC320AC01CPM (TEXAS INSTRUMENTS INC) SPECIALTY ANALOG CIRCUIT, PQFP64 PDF資料下載
參數資料
| 型號： | TLC320AC01CPM |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 模擬信號調理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PQFP64 |
| 封裝： | PLASTIC, QFP-64 |
| 文件頁數： | 20/93頁 |
| 文件大?。?/td> | 601K |
| 代理商： | TLC320AC01CPM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
2–14
The amount of time shift in the entire sampling period (1/fs) is as follows:
When the sampling period is set to 125
s (8 kHz), the A′ register is loaded with decimal 10 and the
TLC320AC01 master clock frequency is 10.386 MHz. The amount of time each sampling period is increased
or decreased, when requested, is given in equation 17:
Time shift = (A
′ register value) × (MCLK period)
(17)
The device changes the entire sampling period by only the MCLK period times the A
′ register value as given
in equation 18:
Change in sampling period = contents of A
′ register × master clock period
= 10
× 96.45 ns = 964 ns (less than 1% of the sampling period)
(18)
The sampling period changes by 964.5 ns each time the phase adjustment is requested by the primary data
word (i.e., once per sampling period).
It is evident then that the change in sampling period is very small compared to the sampling period. To
observe this effect over a long period of time ( > sampling period), this change must be continuously
requested by the primary data word. If the adjustment is not requested again, the sampling period changes
only once and it may appear that there was no execution of the command. This is especially true when bench
testing the device. Automatic test equipment can test for results within a single sampling period.
Internally, the A
′ register value only affects one cycle (period) of the A counter. The A and A′ values are
additive, but only for one A-counter period. The A counter begins the first count at the default or programmed
A-register value and counts down to the A
′-register value. As the A′ value increases or decreases, the first
clock cycle from the A counter is lengthened or shortened. The initial A-counter period is the only counter
period affected by the A
′ register such that only this single period is increased or decreased.
2.15.2
Analog Loopback
This function allows the circuit to be tested remotely. In loopback, OUT+ and OUT– are internally connected
to IN + and IN –. The DAC data bits D15 to D02 that are applied to DIN can be compared with the ADC output
data bits D15 to D02 at DOUT. There are some differences due to the ADC and DAC channel offset. The
loopback function is implemented by setting DS01 and DS00 to zero in control register 5 (see Section 2.19).
When analog loopback is enabled, the external inputs to IN+ and IN– are disconnected, but the signals at
OUT+ and OUT– may still be read.
2.15.3
16-Bit Mode
In the 16-bit mode, the device ignores the last two control bits (D01 and D00) of the primary word and
requests continual secondary communications to occur. By ignoring the last two primary communication
bits, compatibility with existing 16-bit software can be maintained. This function is implemented by setting
bit DS03 to 1 in register 6. To return to normal operation, DS03 must be reprogrammed to 0.
2.15.4
Free-Run Mode
With the free-run bit set in register 6, the external shift clock and frame sync control only the data transfer.
The ADC and DAC timing are controlled by the A and B register values, and the phase-shift adjustment must
be done as if the device is in stand-alone mode (by the software or the state of FC1 and FC0).
Phase adjustment cannot be made by adjustment of the frame-sync timing. The external frame sync must
occur within 1/2 FCLK period of the internal frame sync (FCLK as determined by the values of the A and
B registers).
When the external frame sync occurs simultaneously with the internal load, the data-transfer request by the
external frame sync takes precedence over an internal load command. The latching of the ADC conversion
data in the output register is inhibited until the current 16 bits are shifted out of the register by the shift clock.
2.15.5
Force Secondary Communication
With bit 2 in register 6 set to 1, secondary communication is requested continuously. It overrides all software
and hardware requests concerning secondary communication. Phase shifting, however, can still be
performed with the software and hardware.
相關PDF資料 |
PDF描述 |
|---|---|
| TLC320AC01CFN | SPECIALTY ANALOG CIRCUIT, PQCC28 |
| TLC320AC02IFN | SPECIALTY ANALOG CIRCUIT, PQCC28 |
| TLC320AC02CPMR | SPECIALTY ANALOG CIRCUIT, PQFP64 |
| TLC320AC02IPM | SPECIALTY ANALOG CIRCUIT, PQFP64 |
| TLC320AC02IFNR | SPECIALTY ANALOG CIRCUIT, PQCC28 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TLC320AC01CPMR | 功能描述:接口—CODEC Single Ch Codec-BW RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLC320AC02 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Single-Supply Analog Interface Circuit |
| TLC320AC02C | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Single-Supply Analog Interface Circuit |
| TLC320AC02CFN | 功能描述:接口—CODEC SNGL CH Codec Bandwidth Indpendent RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| TLC320AC02CFNR | 功能描述:接口—CODEC SNGL CH Codec Bandwidth Indpendent RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發布緊急采購，3分鐘左右您將得到回復。