欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TLC320AC01CPM
廠商: TEXAS INSTRUMENTS INC
元件分類: 模擬信號調理
英文描述: SPECIALTY ANALOG CIRCUIT, PQFP64
封裝: PLASTIC, QFP-64
文件頁數: 22/93頁
文件大小: 601K
代理商: TLC320AC01CPM
2–16
DOUT
[ (B register)/2] FCLK Periods
Primary Frame Sync
(16 SCLKs long)
Secondary Frame Sync
(16 SCLKs long)
FS
2s-Complement ADC Output
(14 bits plus 00 for the two LSBs)
16 Bits All 0s, Except When in
Read Mode (then least significant
8 bits are register data)
DIN
2s-Complement Input for the DAC
Channel (14 bits plus two
function bits). If the 2 LSBs Are
Set to 1, Secondary Frame Sync Is
Generated by the TLC320AC01
Input Data for the Internal Registers
(16 bits containing control,
address, and data information)
The time between the primary and secondary frame sync is the time equal to filter clock (FCLK) period multiplied by the
B-register contents divided by two. The time interval is rounded to the nearest shift clock. The secondary frame-sync
signal goes from high to low on the next shift clock low-to-high transition after (B register/2) filter clock periods.
Figure 2–3. Master and Stand-Alone Functional Sequence
2.16.2 Slave and Codec-Mode Word Sequence and Information Content During
Primary and Secondary Communications
For the slave and codec modes, the sequence is basically the same as the stand-alone and master modes
with the exception that the frame sync and the shift clock are generated and controlled externally as shown
in Figure 2–3. For the codec mode, the frame-sync pulse width needs to be a minimum of one shift clock
long. The timing relationship between the frame sync and shift clock is shown in the timing diagrams. Phase
shifting is usually not required in the slave or codec mode because the frame-sync timing can be adjusted
externally if required.
DOUT
Primary Frame Sync
Secondary Frame Sync
FS
2s-Complement ADC Output
(14 bits plus 00 for the 2 LSBs in
master and stand-alone mode and
01 in slave mode)
16 Bits, All 0s, Except When in
Read Mode (then least significant
8 bits are register data)
DIN
2s-Complement Input for the DAC
Channel (14 bits plus two
function bits)
Input Data for the Internal
Registers (16 bits containing
control, address, and data
information)
1 SCLK Minimum
NOTE A: The time between the primary and secondary frame syncs is determined by the application; however, enough
time must be provided so that the host can execute the required number of software instructions in the time
between the end of the primary data transfer (rising edge of the primary frame-sync interval) and the falling
edge of the secondary frame sync (start of secondary communications).
Figure 2–4. Slave and Codec Functional Sequence
相關PDF資料
PDF描述
TLC320AC01CFN SPECIALTY ANALOG CIRCUIT, PQCC28
TLC320AC02IFN SPECIALTY ANALOG CIRCUIT, PQCC28
TLC320AC02CPMR SPECIALTY ANALOG CIRCUIT, PQFP64
TLC320AC02IPM SPECIALTY ANALOG CIRCUIT, PQFP64
TLC320AC02IFNR SPECIALTY ANALOG CIRCUIT, PQCC28
相關代理商/技術參數
參數描述
TLC320AC01CPMR 功能描述:接口—CODEC Single Ch Codec-BW RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLC320AC02 制造商:TI 制造商全稱:Texas Instruments 功能描述:Single-Supply Analog Interface Circuit
TLC320AC02C 制造商:TI 制造商全稱:Texas Instruments 功能描述:Single-Supply Analog Interface Circuit
TLC320AC02CFN 功能描述:接口—CODEC SNGL CH Codec Bandwidth Indpendent RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLC320AC02CFNR 功能描述:接口—CODEC SNGL CH Codec Bandwidth Indpendent RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數量:2 DAC 數量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
主站蜘蛛池模板: 伊宁市| 武城县| 海晏县| 湖南省| 贡嘎县| 饶平县| 从化市| 广东省| 五河县| 合作市| 凌源市| 德保县| 四会市| 黑水县| 弥渡县| 微博| 隆子县| 安宁市| 武山县| 台州市| 苏尼特左旗| 错那县| 岳阳市| 泌阳县| 苏尼特右旗| 桓仁| 蓬莱市| 道真| 保靖县| 寿阳县| 平远县| 昌黎县| 昭觉县| 深州市| 望城县| 江北区| 罗江县| 喀什市| 松桃| 伊吾县| 峡江县|