- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98255 > TLV320DAC32IRHBR (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PQCC32 PDF資料下載
參數(shù)資料
| 型號(hào)： | TLV320DAC32IRHBR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類(lèi)： | DAC |
| 英文描述： | SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PQCC32 |
| 封裝： | 5 X 5 MM, GREEN, PLASTIC, QFN-32 |
| 文件頁(yè)數(shù)： | 24/69頁(yè) |
| 文件大小： | 1242K |
| 代理商： | TLV320DAC32IRHBR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)當(dāng)前第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)
LB1
RB2
Atten
LB2
L
R
TOLEFTCHANNEL
TO RIGHT CHANNEL
TOLEFTCHANNEL
TORIGHTCHANNEL
DIGITAL INTERPOLATION FILTER
DELTA-SIGMA AUDIO DAC
SLAS506B – NOVEMBER 2006 – REVISED DECEMBER 2008........................................................................................................................................ www.ti.com
Figure 33. Architecture of the Digital Audio Processing When 3-D Effects are Enabled
It is recommended that the digital effects filters should be disabled while the filter coefficients are being modified.
Since updating all 5 digital coefficients using the I2C control port can take more than 1 LRCLK cycle, it is
therefore possible that a filter using partially updated coefficients may actually implement an unstable filter and
lead to an oscillation or objectionable audio output. By first disabling the filters, then changing the all of the
coefficients as needed, and then re-enabling the filters, these types of effects can be entirely avoided.
The digital interpolation filter upsamples the output of the digital audio processing block by the required
oversampling ratio before data is provided to the digital delta-sigma modulator and analog reconstruction filter
stages. The filter provides a linear phase output with a group delay of 21/Fs. In addition, programmable digital
interpolation filtering is included to provide enhanced image filtering and reduce signal images caused by the
upsampling process that are below 20-kHz. For example, upsampling an 8-kHz signal produces signal images at
multiples of 8-kHz (i.e., 8-kHz, 16-kHz, 24-kHz, etc). The images at 8-kHz and 16-kHz are below 20-kHz and still
audible to the listener; therefore, they must be filtered heavily to maintain a good quality output. The interpolation
filter in this device is designed to maintain at least 65-dB rejection of images that land below 7.455 Fs. In order to
utilize the programmable interpolation capability, the Fsref should be programmed to a higher rate (restricted to
be in the range of 39-kHz to 53-kHz when the PLL is in use), and the actual Fs is set using the NDAC divider.
For example, if Fs = 8-kHz is required, then Fsref can be set to 48-kHz, and the DAC Fs set to Fsref/6. This
ensures that all images of the 8-kHz data are sufficiently attenuated well beyond a 20-kHz audible frequency
range.
The stereo audio DAC incorporates a third order multi-bit delta-sigma modulator followed by an analog
reconstruction filter. The DAC provides high-resolution, low-noise performance, using oversampling and noise
shaping techniques. The analog reconstruction filter design consists of a 6 tap analog FIR filter followed by a
continuous time RC filter. The analog FIR operates at a rate of 128 x Fsref (6.144 MHz when Fsref = 48-kHz,
5.6448-MHz when Fsref = 44.1-kHz). Note that the DAC analog performance may be degraded by excessive
clock jitter on the MCLK input. Therefore, care must be taken in the system design to keep jitter on this clock to a
minimum.
30
Copyright 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TLV320DAC32
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV320DAC32IRHBTG4 | SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PQCC32 |
| TLV320DAC32IRHBT | SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PQCC32 |
| TLV320DAC32IRHBRG4 | SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PQCC32 |
| TLV431AIDBV | 1-OUTPUT TWO TERM VOLTAGE REFERENCE, 1.24 V, PDSO5 |
| TLV431ALPRE | 1-OUTPUT TWO TERM VOLTAGE REFERENCE, PBCY3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV320DAC32IRHBRG4 | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Lo-Pwr Stereo DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類(lèi)型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| TLV320DAC32IRHBT | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Low Power Stereo DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類(lèi)型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| TLV320DAC32IRHBTG4 | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Low Power Stereo DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類(lèi)型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| TLV320DAC33NIZQC | 制造商:Texas Instruments 功能描述: |
| TLV320DAC33NIZQCR | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。