- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98293 > TS83102G0BMGS (E2V TECHNOLOGIES PLC) 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 PDF資料下載
參數(shù)資料
| 型號(hào)： | TS83102G0BMGS |
| 廠商： | E2V TECHNOLOGIES PLC |
| 元件分類： | ADC |
| 英文描述： | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 |
| 封裝： | 21 X 21 MM, 1.27 MM PITCH, HERMETIC SEALED, CERAMIC, CGA-152 |
| 文件頁數(shù)： | 27/54頁 |
| 文件大?。?/td> | 2622K |
| 代理商： | TS83102G0BMGS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
33
0935B–BDC–06/08
e2v semiconductors SAS 2008
TS83102G0BMGS
8.
Definition of Terms
Table 8-1.
Definitions of Terms
Term
Description
BER
Bit Error Rate
Probability to exceed a specified error threshold for a sample. An error code is a code that
differs by more than ±4 LSB from the correct code
BW
Full-power Input
Bandwidth
The analog input frequency at which the fundamental component in the digitally
reconstructed output has fallen by 3 dB with respect to its low frequency value (determined
by FFT analysis) for input at full-scale
DG
Differential Gain
The peak gain variation (in percent) at five different DC levels for an AC signal of 20% full-
scale peak to peak amplitude. F
IN = 5 MHz (TBC)
DNL
Differential
Nonlinearity
The differential nonlinearity for an output code (i) is the difference between the measured
step size of code (i) and the ideal LSB step size. DNL (i) is expressed in LSBs. DNL is the
maximum value of all DNL (i). DNL error specification of less than 1 LSB guarantees that
there are no missing output codes and that the transfer function is monotonic
DP
Differential Phase
The peak phase variation (in degrees) at five different DC levels for an AC signal of 20% full-
scale peak to peak amplitude. F
IN = 5 MHz (TBC)
FS MAX
Maximum Sampling
Frequency
Sampling frequency for which ENOB < 6 bits
FS MIN
Minimum Sampling
Frequency
Sampling frequency for which the ADC gain has fallen by 0.5 dB with respect to the gain
reference value. Performances are not guaranteed below this frequency
FPBW
Full Power Input
Bandwidth
Analog input frequency at which the fundamental component in the digitally reconstructed
output waveform has fallen by 3 dB with respect to its low frequency value (determined by
FFT analysis) for input at full-scale –1 dB (–1 dBFS)
ENOB
Effective Number of
Bits
Where A is the actual input amplitude and V is the
full-scale range of the ADC under test
IMD3
Intermodulation
Distortion
The two tones third order intermodulation distortion (IMD3) rejection is the ratio of either
input tone to the worst third order intermodulation products
INL
Integral Nonlinearity
The integral nonlinearity for an output code (i) is the difference between the measured input
voltage at which the transition occurs and the ideal value of this transition.
INL (i) is expressed in LSBs, and is the maximum value of all INL (i)
JITTER
Aperture Uncertainty
The sample to sample variation in aperture delay. The voltage error due to jitter depends on
the slew rate of the signal at the sampling point
NPR
Noise Power Ratio
The NPR is measured to characterize the ADC’s performance in response to broad
bandwidth signals. When using a notch-filtered broadband white-noise generator as the
input to the ADC under test, the Noise-to-Power Ratio is defined as the ratio of the average
out-of-notch to the average in-notch power spectral density magnitudes for the FFT
spectrum of the ADC output sample test
NRZ
Non Return to Zero
When the input signal is larger than the upper bound of the ADC input range, the output code
is identical to the maximum code and the out-of-range bit is set to logic one. When the input
signal is smaller than the lower bound of the ADC input range, the output code is identical to
the minimum code, and the out-of-range bit is set to logic one (it is assumed that the input
signal amplitude remains within the absolute maximum ratings)
ORT
Overvoltage
Recovery Time
Time to recover 0.2% accuracy at the output, after a 150% full-scale step applied on the
input is reduced to midscale
PSRR
Power Supply
Rejection Ratio
PSRR is the ratio of input offset variation to a change in power supply voltage
ENOB
SINAD
1,76
–
20
A
Fs 2
-------------
log
+
6,02
------------------------------------------------------------------------
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS83102G0BMGS | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 |
| TS83102G0BVGL | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 |
| TS83102G0BCGL | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 |
| TS83110CZT | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CDFP28 |
| TS83110MZT | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CDFP28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS83102G0BVGL | 制造商:e2v technologies 功能描述:ADC SGL 2GSPS 10-BIT PARALLEL 152CBGA - Trays |
| TS83102G0CGL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog to Digital Converter |
| TS83102G0GSZR5 | 制造商:e2v technologies 功能描述:TS83102G0GSZR5 - Trays |
| TS831-3I | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:MICROPOWER VOLTAGE SUPERVISOR RESET ACTIVE LOW |
| TS831-3ID | 功能描述:監(jiān)控電路 2.71V Micropower AL RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。