- 您現在的位置：買賣IC網 > PDF目錄98293 > TS83102G0BMGS (E2V TECHNOLOGIES PLC) 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 PDF資料下載
參數資料
| 型號： | TS83102G0BMGS |
| 廠商： | E2V TECHNOLOGIES PLC |
| 元件分類： | ADC |
| 英文描述： | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 |
| 封裝： | 21 X 21 MM, 1.27 MM PITCH, HERMETIC SEALED, CERAMIC, CGA-152 |
| 文件頁數： | 51/54頁 |
| 文件大小： | 2622K |
| 代理商： | TS83102G0BMGS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當前第51頁第52頁第53頁第54頁
6
0935B–BDC–06/08
TS83102G0BMGS
e2v semiconductors SAS 2008
Note:
1. Differential output buffers impedance = 100
Ω differential (50Ω single-ended). See.Figure 9-7 on page 41
2. Histogram testing at Fs = 1 Gsps, Fin = 100 MHz, DNLrms is a component of quantization noise.
3. Histogram testing at Fs = 50 Msps, Fin = 25 MHz.
4. This range of gain can be set to 1 by using the gain adjust function.
Logic compatibility (depending on VPLUSD value)
LVDS (VPLUSD = 1.4 V typical)
Output levels 50
Ω transmission lines, 100Ω
(2 x 50
Ω) differentially terminated
- logic low
- logic high
- swing (each single-ended output)
- common mode
max. VPLUSD = 1.525V
typ. V
PLUSD = 1.45V
min. VPLUSD = 1.375V
4
V
OL
VOH
VOH - VOL
825
200
1190
1125
1090
1310
230
1200
1575
300
1275
1210
mV
DC Accuracy
DNLrms (2)
4
DNLrms
0.50
0.53
0.55
LSB
Differential nonlinearity (3)
1
DNL+
1.5
2
LSB
Integral nonlinearity (3)
1
INL-
–4.0
–2.4
LSB
Integral nonlinearity (3)
1INL+
2.4
4.0
LSB
Gain central value (4)
1
0.89
0.94
1.1
Gain error drift
4
23
35
ppm/
°C
Input offset voltage
1
–10
10
mV
Table 3-3.
Electrical Operating Characteristics (Continued)
V
CC = 5V ; VPLUSD = 0V (unless otherwise specified). ADC performances are independent of VPLUSD common mode
voltage and performances are guaranteed within the limits of the specified V
PLUSD range (from –0.9V to 1.7V);
V
EE = DVEE = –5V; VIN - VINB = 500 mVpp (full-scale single-ended or differential input);
clock inputs differential driven; analog-input single-ended driven. (Continued)
Parameter
Test
Level
Symbol
Min
Typ
Max
Unit
相關PDF資料 |
PDF描述 |
|---|---|
| TS83102G0BMGS | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 |
| TS83102G0BVGL | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 |
| TS83102G0BCGL | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 |
| TS83110CZT | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CDFP28 |
| TS83110MZT | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CDFP28 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TS83102G0BVGL | 制造商:e2v technologies 功能描述:ADC SGL 2GSPS 10-BIT PARALLEL 152CBGA - Trays |
| TS83102G0CGL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog to Digital Converter |
| TS83102G0GSZR5 | 制造商:e2v technologies 功能描述:TS83102G0GSZR5 - Trays |
| TS831-3I | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:MICROPOWER VOLTAGE SUPERVISOR RESET ACTIVE LOW |
| TS831-3ID | 功能描述:監控電路 2.71V Micropower AL RoHS:否 制造商:STMicroelectronics 監測電壓數: 監測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復位:Resettable 監視器:No Watchdog 電池備用開關:No Backup 上電復位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
發布緊急采購，3分鐘左右您將得到回復。