- 您現在的位置：買賣IC網 > PDF目錄98293 > TS83102G0BMGS (E2V TECHNOLOGIES PLC) 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 PDF資料下載
參數資料
| 型號： | TS83102G0BMGS |
| 廠商： | E2V TECHNOLOGIES PLC |
| 元件分類： | ADC |
| 英文描述： | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 |
| 封裝： | 21 X 21 MM, 1.27 MM PITCH, HERMETIC SEALED, CERAMIC, CGA-152 |
| 文件頁數： | 31/54頁 |
| 文件大?。?/td> | 2622K |
| 代理商： | TS83102G0BMGS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁
37
0935B–BDC–06/08
e2v semiconductors SAS 2008
TS83102G0BMGS
9.2.3
Timing Diagram
Figure 9-1.
TS83102G0BMGS Timing Diagram (2 Gsps Clock Rate) - Data Ready Reset Clock Held at LOW Level
Figure 9-2.
TS83102G0BMGS Timing Diagram (2 Gsps Clock Rate) - Data Ready Reset Clock Held at HIGH Level
9.3
Analog Inputs (VIN/VINB)
9.3.1
Static Issues: Differential vs. Single-ended (Full-scale Inputs)
The ADC’s front-end Track and Hold differential preamplifier has been designed to be entered either in
differential or single-ended mode, up to the maximum operating speed of 2.2 Gsps, without affecting
dynamic performances (it does not require a single to differential balun).
In a single-ended input configuration, the in-phase full-scale input amplitude is 0.5V peak-to-peak, cen-
tered on 0V (or –2 dBm into 50
Ω).
N - 4
N - 3
N - 2
N - 1
N
N + 1
VIN/VINB
CLK/CLKB
Digital
Outputs
Data Ready
DR/DRB
Data Ready
Reset
TA = 160 ps
N
N + 1
N + 2
N + 3
N - 5
TOD = 360 ps
TDR = 410 ps
TRDR = 1000 ps
1 ns
TC = 500 ps
TC1 TC2
TPD = 4.0 Clock Period
TOD = 360 ps
500 ps
TDR = 410 ps
TD1 = TC1 + TDR - TOD
= TC1 + 50 ps = 300 ps
TD2 = TC2 + TOD - TDR
= TC2 - 50 ps = 200 ps
N - 4
N - 3
N - 2
N - 1
N
N + 1
N - 5
500 ps
TD2 = TC2 + TOD - TDR
= TC2 - 50 ps = 200 ps
TD1 = TC1 + TDR - TOD
= TC1 + 50 ps = 300 ps
TDR = 410 ps
TPD = 4.0 Clock Periods
TOD = 360 ps
TRDR = 1000 ps
1 ns
TDR = 410 ps
TOD = 360 ps
TA = 160 ps
N
N + 1
N + 2
N + 3
TC = 500 ps
TC1
TC2
VIN/VINB
CLK/CLKB
Digital
Outputs
Data Ready
DR/DRB
Data Ready
Reset
相關PDF資料 |
PDF描述 |
|---|---|
| TS83102G0BMGS | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 |
| TS83102G0BVGL | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 |
| TS83102G0BCGL | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152 |
| TS83110CZT | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CDFP28 |
| TS83110MZT | 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CDFP28 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TS83102G0BVGL | 制造商:e2v technologies 功能描述:ADC SGL 2GSPS 10-BIT PARALLEL 152CBGA - Trays |
| TS83102G0CGL | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog to Digital Converter |
| TS83102G0GSZR5 | 制造商:e2v technologies 功能描述:TS83102G0GSZR5 - Trays |
| TS831-3I | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:MICROPOWER VOLTAGE SUPERVISOR RESET ACTIVE LOW |
| TS831-3ID | 功能描述:監控電路 2.71V Micropower AL RoHS:否 制造商:STMicroelectronics 監測電壓數: 監測電壓: 欠電壓閾值: 過電壓閾值: 輸出類型:Active Low, Open Drain 人工復位:Resettable 監視器:No Watchdog 電池備用開關:No Backup 上電復位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
發布緊急采購，3分鐘左右您將得到回復。