- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄21986 > XC2S200-6PQG208C (Xilinx Inc)IC SPARTAN-II FPGA 200K 208-PQFP PDF資料下載
參數(shù)資料
| 型號： | XC2S200-6PQG208C |
| 廠商： | Xilinx Inc |
| 文件頁數(shù)： | 38/99頁 |
| 文件大小： | 0K |
| 描述： | IC SPARTAN-II FPGA 200K 208-PQFP |
| 標(biāo)準(zhǔn)包裝： | 24 |
| 系列： | Spartan®-II |
| LAB/CLB數(shù)： | 1176 |
| 邏輯元件/單元數(shù)： | 5292 |
| RAM 位總計： | 57344 |
| 輸入/輸出數(shù)： | 140 |
| 門數(shù)： | 200000 |
| 電源電壓： | 2.375 V ~ 2.625 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 85°C |
| 封裝/外殼： | 208-BFQFP |
| 供應(yīng)商設(shè)備封裝： | 208-PQFP（28x28） |
| 產(chǎn)品目錄頁面： | 599 (CN2011-ZH PDF) |
| 其它名稱： | 122-1317 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當(dāng)前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁
Spartan-II FPGA Family: Functional Description
DS001-2 (v2.8) June 13, 2008
Module 2 of 4
Product Specification
43
R
ground metallization. The IC internal ground level deviates
from the external system ground level for a short duration (a
few nanoseconds) after multiple outputs change state
simultaneously.
Ground bounce affects stable Low outputs and all inputs
because they interpret the incoming signal by comparing it
to the internal ground. If the ground bounce amplitude
exceeds the actual instantaneous noise margin, then a
non-changing input can be interpreted as a short pulse with
a polarity opposite to the ground bounce.
Table 18 provides the guidelines for the maximum number
of simultaneously switching outputs allowed per output
power/ground pair to avoid the effects of ground bounce.
Refer to Table 19 for the number of effective output
power/ground pairs for each Spartan-II device and package
combination.
Termination Examples
Creating a design with the Versatile I/O features requires
the instantiation of the desired library primitive within the
design code. At the board level, designers need to know the
termination techniques required for each I/O standard.
This section describes some common application examples
illustrating the termination techniques recommended by
each of the standards supported by the Versatile I/O
features. For a full range of accepted values for the DC
voltage specifications for each standard, refer to the table
associated with each figure.
The resistors used in each termination technique example
and the transmission lines depicted represent board level
components and are not meant to represent components
on the device.
Table 18: Maximum Number of Simultaneously
Switching Outputs per Power/Ground Pair
Package
Standard
CS, FG
PQ,
TQ, VQ
LVTTL Slow Slew Rate, 2 mA drive
68
36
LVTTL Slow Slew Rate, 4 mA drive
41
20
LVTTL Slow Slew Rate, 6 mA drive
29
15
LVTTL Slow Slew Rate, 8 mA drive
22
12
LVTTL Slow Slew Rate, 12 mA drive
17
9
LVTTL Slow Slew Rate, 16 mA drive
14
7
LVTTL Slow Slew Rate, 24 mA drive
9
5
LVTTL Fast Slew Rate, 2 mA drive
40
21
LVTTL Fast Slew Rate, 4 mA drive
24
12
LVTTL Fast Slew Rate, 6 mA drive
17
9
LVTTL Fast Slew Rate, 8 mA drive
13
7
LVTTL Fast Slew Rate, 12 mA drive
10
5
LVTTL Fast Slew Rate, 16 mA drive
8
4
LVTTL Fast Slew Rate, 24 mA drive
5
3
LVCMOS2
10
5
PCI
8
4
GTL
4
GTL+
4
HSTL Class I
18
9
HSTL Class III
9
5
HSTL Class IV
5
3
SSTL2 Class I
15
8
SSTL2 Class II
10
5
SSTL3 Class I
11
6
SSTL3 Class II
7
4
CTT
14
7
AGP
9
5
Notes:
1.
This analysis assumes a 35 pF load for each output.
Table 19: Effective Output Power/Ground Pairs for
Spartan-II Devices
Pkg.
XC2S
15
XC2S
30
XC2S
50
XC2S
100
XC2S
150
XC2S
200
VQ100
8
-
---
CS144
12
-
TQ144
12
-
PQ208
-
16
FG256
-
16
FG456
-
48
Table 18: Maximum Number of Simultaneously
Switching Outputs per Power/Ground Pair
Package
Standard
CS, FG
PQ,
TQ, VQ
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RSM06DSUI | CONN EDGECARD 12POS DIP .156 SLD |
| ACM28DTAT | CONN EDGECARD 56POS R/A .156 SLD |
| ABC36DRXI-S734 | CONN EDGECARD 72POS DIP .100 SLD |
| RCB66DHAN-S621 | EDGECARD 132POS DIP R/A .050 SLD |
| RMM06DSUI | CONN EDGECARD 12POS DIP .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC2S200-6PQG208I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family |
| XC2S200-6TQ144C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family |
| XC2S200-6TQ144I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family |
| XC2S200-6TQG144C | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family |
| XC2S200-6TQG144I | 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。