欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: XC2S200-6PQG208C
廠商: Xilinx Inc
文件頁數: 39/99頁
文件大小: 0K
描述: IC SPARTAN-II FPGA 200K 208-PQFP
標準包裝: 24
系列: Spartan®-II
LAB/CLB數: 1176
邏輯元件/單元數: 5292
RAM 位總計: 57344
輸入/輸出數: 140
門數: 200000
電源電壓: 2.375 V ~ 2.625 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 208-BFQFP
供應商設備封裝: 208-PQFP(28x28)
產品目錄頁面: 599 (CN2011-ZH PDF)
其它名稱: 122-1317
Spartan-II FPGA Family: Functional Description
DS001-2 (v2.8) June 13, 2008
Module 2 of 4
Product Specification
44
R
GTL
A sample circuit illustrating a valid termination technique for
GTL is shown in Figure 42. Table 20 lists DC voltage
specifications for the GTL standard. See "DC
Specifications" in Module 3 for the actual FPGA
characteristics.
GTL+
A sample circuit illustrating a valid termination technique for
GTL+ appears in Figure 43. DC voltage specifications
appear in Table 21 for the GTL+ standard. See "DC
Specifications" in Module 3 for the actual FPGA
characteristics.
HSTL Class I
A sample circuit illustrating a valid termination technique for
HSTL_I appears in Figure 44. DC voltage specifications
appear in Table 22 for the HSTL_1 standard. See "DC
Specifications" in Module 3 for the actual FPGA
characteristics.
Figure 42: Terminated GTL
Table 20: GTL Voltage Specifications
Parameter
Min
Typ
Max
VCCO
-N/A
-
VREF = N × VTT(1)
0.74
0.8
0.86
VTT
1.14
1.2
1.26
VIH ≥ VREF + 0.05
0.79
0.85
-
VIL ≤ VREF – 0.05
-
0.75
0.81
VOH
--
-
VOL
-0.2
0.4
IOH at VOH (mA)
--
-
IOL at VOL (mA) at 0.4V
32
-
IOL at VOL (mA) at 0.2V
-
40
Notes:
1.
N must be greater than or equal to 0.653 and less than or
equal to 0.68.
Figure 43: Terminated GTL+
VREF = 0.8V
VCCO = NA
50
Ω
Z = 50
GTL
DS001_43_061200
VTT = 1.2V
50
Ω
VTT = 1.2V
VREF = 1.0V
VCCO = NA
50
Ω
Z = 50
GTL+
DS001_43_061200
VTT = 1.5V
50
Ω
VTT = 1.5V
Table 21: GTL+ Voltage Specifications
Parameter
Min
Typ
Max
VCCO
--
-
VREF = N × VTT(1)
0.88
1.0
1.12
VTT
1.35
1.5
1.65
VIH ≥ VREF + 0.1
0.98
1.1
-
VIL ≤ VREF – 0.1
-
0.9
1.02
VOH
--
-
VOL
0.3
0.45
0.6
IOH at VOH (mA)
-
IOL at VOL (mA) at 0.6V
36
-
IOL at VOL (mA) at 0.3V
-
48
Notes:
1.
N must be greater than or equal to 0.653 and less than or
equal to 0.68.
Figure 44: Terminated HSTL Class I
Table 22: HSTL Class I Voltage Specification
Parameter
Min
Typ
Max
VCCO
1.40
1.50
1.60
VREF
0.68
0.75
0.90
VTT
-VCCO × 0.5
-
VIH
VREF + 0.1
-
VIL
--
VREF – 0.1
VOH
VCCO – 0.4
-
VOL
0.4
IOH at VOH (mA)
–8
-
IOL at VOL (mA)
8
-
VREF = 0.75V
VCCO = 1.5V
50
Ω
Z = 50
HSTL Class I
DS001_44_061200
VTT = 0.75V
相關PDF資料
PDF描述
RSM06DSUI CONN EDGECARD 12POS DIP .156 SLD
ACM28DTAT CONN EDGECARD 56POS R/A .156 SLD
ABC36DRXI-S734 CONN EDGECARD 72POS DIP .100 SLD
RCB66DHAN-S621 EDGECARD 132POS DIP R/A .050 SLD
RMM06DSUI CONN EDGECARD 12POS DIP .156 SLD
相關代理商/技術參數
參數描述
XC2S200-6PQG208I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family
XC2S200-6TQ144C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family
XC2S200-6TQ144I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family
XC2S200-6TQG144C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family
XC2S200-6TQG144I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family
主站蜘蛛池模板: 隆德县| 涿鹿县| 道真| 报价| 永年县| 确山县| 雷波县| 正安县| 新平| 新龙县| 黄浦区| 金坛市| 碌曲县| 延庆县| 大冶市| 襄垣县| 甘孜县| 曲阜市| 苗栗县| 茶陵县| 日土县| 临海市| 广河县| 宣化县| 商城县| 清水县| 武夷山市| 迁西县| 嘉定区| 湖州市| 阜新市| 白河县| 卓尼县| 区。| 寿阳县| 白银市| 双牌县| 临汾市| 玛纳斯县| 资中县| 云霄县|