欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: XC2S50-5TQG144C
廠商: Xilinx Inc
文件頁數: 16/99頁
文件大小: 0K
描述: IC SPARTAN-II FPGA 50K 144-TQFP
標準包裝: 60
系列: Spartan®-II
LAB/CLB數: 384
邏輯元件/單元數: 1728
RAM 位總計: 32768
輸入/輸出數: 92
門數: 50000
電源電壓: 2.375 V ~ 2.625 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 144-LQFP
供應商設備封裝: 144-TQFP(20x20)
產品目錄頁面: 599 (CN2011-ZH PDF)
其它名稱: 122-1321
Spartan-II FPGA Family: Functional Description
DS001-2 (v2.8) June 13, 2008
Module 2 of 4
Product Specification
23
R
Master Serial Mode
In Master Serial mode, the CCLK output of the FPGA drives
a Xilinx PROM which feeds a serial stream of configuration
data to the FPGA’s DIN input. Figure 15 shows a Master
Serial FPGA configuring a Slave Serial FPGA from a
PROM. A Spartan-II device in Master Serial mode should
be connected as shown for the device on the left side.
Master Serial mode is selected by a <00x> on the mode
pins (M0, M1, M2). The PROM RESET pin is driven by INIT,
and CE input is driven by DONE. The interface is identical
to the slave serial mode except that an oscillator internal to
the FPGA is used to generate the configuration clock
(CCLK). Any of a number of different frequencies ranging
from 4 to 60 MHz can be set using the ConfigRate option in
the Xilinx software. On power-up, while the first 60 bytes of
the configuration data are being loaded, the CCLK
frequency is always 2.5 MHz. This frequency is used until
the ConfigRate bits, part of the configuration file, have been
loaded into the FPGA, at which point, the frequency
changes to the selected ConfigRate. Unless a different
frequency is specified in the design, the default ConfigRate
is 4 MHz. The frequency of the CCLK signal created by the
internal oscillator has a variance of +45%, –30% from the
specified value.
Figure 17 shows the timing for Master Serial configuration.
The FPGA accepts one bit of configuration data on each
rising CCLK edge. After the FPGA has been loaded, the
data for the next device in a daisy-chain is presented on the
DOUT pin after the rising CCLK edge.
Slave Parallel Mode
The Slave Parallel mode is the fastest configuration option.
Byte-wide data is written into the FPGA. A BUSY flag is
provided for controlling the flow of data at a clock frequency
FCCNH above 50 MHz.
Figure 18, page 24 shows the connections for two
Spartan-II devices using the Slave Parallel mode. Slave
Parallel mode is selected by a <011> on the mode pins (M0,
M1, M2).
If a configuration file of the format .bit, .rbt, or non-swapped
HEX is used for parallel programming, then the most
significant bit (i.e. the left-most bit of each configuration
byte, as displayed in a text editor) must be routed to the D0
input on the FPGA.
The agent controlling configuration is not shown. Typically,
a processor, a microcontroller, or CPLD controls the Slave
Parallel interface. The controlling agent provides byte-wide
configuration data, CCLK, a Chip Select (CS) signal and a
Write signal (WRITE). If BUSY is asserted (High) by the
FPGA, the data must be held until BUSY goes Low.
After configuration, the pins of the Slave Parallel port
(D0-D7) can be used as additional user I/O. Alternatively,
the port may be retained to permit high-speed 8-bit
readback. Then data can be read by de-asserting WRITE.
Figure 17: Master Serial Mode Timing
Serial Data In
CCLK
(Output)
Serial DOUT
(Output)
TDSCK
TCCO
TCKDS
DS001_17_110101
.
Symbol
Description
Units
TDSCK
CCLK
DIN setup
5.0
ns, min
TCKDS
DIN hold
0.0
ns, min
Frequency tolerance with respect to
nominal
+45%, –30%
-
相關PDF資料
PDF描述
VI-B6T-CX CONVERTER MOD DC/DC 6.5V 75W
VI-27N-CW-F4 CONVERTER MOD DC/DC 18.5V 100W
DS1631UT/T&R IC DIGITAL THERM HI PREC 8MSOP
VI-B6R-CX CONVERTER MOD DC/DC 7.5V 75W
VI-B6M-CX CONVERTER MOD DC/DC 10V 75W
相關代理商/技術參數
參數描述
XC2S50-5TQG144I 制造商:Xilinx 功能描述:FPGA SPARTAN-II 50K GATES 1728 CELLS 263MHZ 2.5V 144TQFP EP - Trays 制造商:Xilinx 功能描述:IC SYSTEM GATE
XC2S50-5VQ100C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II 2.5V FPGA Family:Introduction and Ordering Information
XC2S50-5VQ100I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II 2.5V FPGA Family:Introduction and Ordering Information
XC2S50-5VQG100C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family
XC2S50-5VQG100I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family
主站蜘蛛池模板: 吴旗县| 湘潭市| 即墨市| 大余县| 渭源县| 二连浩特市| 东乡县| 万州区| 云龙县| 渭南市| 屯昌县| 孝义市| 大石桥市| 乡宁县| 信宜市| 苏尼特右旗| 法库县| 武冈市| 荔波县| 荣成市| 普洱| 稷山县| 确山县| 平南县| 博湖县| 时尚| 双鸭山市| 修水县| 盐边县| 简阳市| 孝昌县| 新余市| 西贡区| 河西区| 本溪| 青铜峡市| 镇宁| 云梦县| 吴桥县| 东兴市| 通城县|