- 您現在的位置：買賣IC網 > PDF目錄373916 > AD7760BCP (ANALOG DEVICES INC) 2.5 MSPS, 20-Bit ADC PDF資料下載
參數資料
| 型號： | AD7760BCP |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 2.5 MSPS, 20-Bit ADC |
| 中文描述： | 1-CH 20-BIT DELTA-SIGMA ADC, PARALLEL ACCESS, QCC48 |
| 封裝： | LFCSP-48 |
| 文件頁數： | 9/22頁 |
| 文件大?。?/td> | 868K |
| 代理商： | AD7760BCP |
Preliminary Technical Data
AD7760
TQFP Pin
Number
19
20
21
22
25
26
10
Rev. PrN | Page 9 of 22
CSP Pin
Number
13
14
15
16
18
19
8
Pin Mnemonic
Description
V
IN
A1+
V
IN
A1-
V
OUT
A1-
V
OUT
A1+
V
IN
+
V
IN
-
V
REF+
Positive Input to Full-Power Differential Amplifier 1.
Negative Input to Full-Power Differential Amplifier 1.
Negative Output from Full-Power Differential Amplifier 1.
Positive Output from Full-Power Differential Amplifier 1.
Positive Input to the Modulator.
Negative Input to the Modulator.
Reference Input. The input range of this pin is determined by the reference buffer supply
voltage (AV
DD4
). See Reference Section for more details.
Decoupling Pin. A 100nF capacitor must be inserted between this pin and AGND.
Decoupling Pin. A TBD μF capacitor must be inserted between this pin and AGND.
Decoupling Pin. A TBD μF capacitor must be inserted between this pin and AGND.
Bias Current setting pin. A resistor must be inserted between this pin and AGND. For more
details on this, see the Bias Resistor Section.
16-bit bi-directional data bus. These are three-state pins that are controlled by the CS and RD
/WR pins. The operating voltage for these pins is determined by the V
DRIVE
voltage. See
Interfacing Section for more details.
A falling edge on this pin resets all internal digital circuitry. Holding this pin lows keeps the
AD7760 in a reset state.
Master Clock Input. A low jitter digital clock must be applied to this pin. The output data rate
will depend on the frequency of this clock. See Clocking Section for more details.
Master Clock ground sensing pin.
Synchronization Input. A falling edge on this pin resets the internal filter. This can be used to
synchronize multiple devices in a system.
Read/Write Input. This pin, in conjunction with the Chip Select pin, is used to read and write
data to and from the AD7760. If this pin is low when CS is low, a read will take place. If this pin
is high and CS is low, a write will occur. See AD7760 Interface Section for more details.
Data Ready Output. Each time that new conversion data is available, an active low pulse,
ICLK period wide, is produced on this pin. See AD7760 Interface Section for further details.
Chip Select Input. Used in conjunction with the RD/WR pin to read and write data to and from
the AD7760. See AD7760 Interface Section for further details.
8
29
30
17
6
21
22
12
DECAP1
DECAP2
DECAP3
R
BIAS
45-52,
54-61
33-48
DB15 – DB0
37
27
RESET
3
3
MCLK
2
36
2
26
MCLK
SYNC
39
29
RD/WR
38
28
DRDY
40
30
CS
相關PDF資料 |
PDF描述 |
|---|---|
| AD7760BSV | 2.5 MSPS, 20-Bit ADC |
| AD7769 | LC2MOS Analog I/O Port |
| AD7769AN | LC2MOS Analog I/O Port |
| AD7769AP | LC2MOS Analog I/O Port |
| AD7769JN | LC2MOS Analog I/O Port |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD7760BCPZ | 制造商:Analog Devices 功能描述:2.5MSPS 18/20 BIT SIGMA DELTA ADC - Bulk |
| AD7760BST | 制造商:Analog Devices 功能描述:2.5MSPS 18/20 BIT SIGMA DELTA ADC - Bulk |
| AD7760BSV | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.5 MSPS, 20-Bit ADC |
| AD7760BSVZ | 功能描述:IC ADC 24BIT 2.5MSPS 64TQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數:12 采樣率（每秒）:20M 數據接口:并聯 轉換器數目:2 功率耗散（最大）:155mW 電壓電源:模擬和數字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7760BSVZ-REEL | 功能描述:IC ADC 24BIT 2.5MSPS 64TQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:- 位數:14 采樣率（每秒）:83k 數據接口:串行，并聯 轉換器數目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端，雙極 |
發布緊急采購，3分鐘左右您將得到回復。