- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373969 > AD9858 (Analog Devices, Inc.) 1 GSPS Direct Digital Synthesizer PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9858 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | XO, clock |
| 英文描述： | 1 GSPS Direct Digital Synthesizer |
| 中文描述： | 1 GSPS的直接數(shù)字頻率合成器 |
| 文件頁(yè)數(shù)： | 23/32頁(yè) |
| 文件大?。?/td> | 1412K |
| 代理商： | AD9858 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)當(dāng)前第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)
AD9858
Serial Programming Mode
In serial programming mode, the I/O port uses a chip select pin
(CS), a serial clock pin (SCLK), an I/O reset pin (IORESET),
and either 1 or 2 serial data pins (SDIO and/or SDO). The
number of serial data pins used depends on the configuration
of the I/O port; i.e., whether it has been configured for 2-wire or
3-wire serial operation as defined by the control function
register. In 2-wire mode, the SDIO pin operates as a
bidirectional serial data pin. In 3-wire mode, the SDIO pin
operates only as a serial data input pin, and the SDO pin acts as
the serial output. The maximum rate of SCLK is 10 MHz;
however, during read operation, the 10 MHz rate is not
guaranteed.
Rev. A | Page 23 of 32
The serial port is an SPI compatible serial interface and its
operation is virtually identical to that of the AD9852/AD9854.
Serial port communication occurs in two phases. Phase 1 is an
instruction cycle consisting of an 8-bit word. The MSB of the
instruction byte flags the ensuing operation as a read or write
operation. The 6 LSBs define the serial address of the target
register as defined in the register map. The instruction byte
format is given in Table 5.
Table 5.
D7 (MSB)
D6
D5
D4
1: Read
0: Write
D3
A3
D2
A2
D1
A1
DO (LSB)
A0
X
A5
A4
Phase 2 of a serial port communication contains the data to be
routed to/from the addressed register. The number of bytes
transferred during Phase 2 depends on the length of the target
register. Serial operation requires that
all
bits associated with a
serial register address be transferred.
Both phases of a serial port communication require the serial
data clock (SCLK) to be operating. When writing to the device,
serial bits are transferred on the rising edge of SCLK. When
reading from the device, serial output bits are transferred on the
falling edge of SCLK. The bit order for both phases of a serial
port communication is selectable via the control function
register.
The CS pin serves as a chip select control line. When CS is at a
Logic 1 state, the SDO and SDIO pins are disabled (forced into a
high impedance state). Only when the CS pin is at a Logic 0
state are the SDO and SDIO pins active. This allows multiple
devices to exist on a single serial bus. If multiple devices are
connected to the same serial bus, then communication with a
single device is accomplished by setting CS to a Logic 0 state on
the target device, but to a Logic 1 state on all other devices. In
this way, serial communication occurs only between the
controller and the target device.
In the case where I/O synchronization is lost between the
AD9858 and the external controller, the IORESET pin provides
a means to re-establish synchronization without initializing the
entire device. Asserting the active high IORESET pin resets the
serial port state machine. This terminates the current I/O
operation and puts the device into a state in which the next
eight SCLK pulses are expected to be the instruction byte of the
next I/O transfer. Note that any information previously written
to the memory registers during the last valid communication
cycle prior to loss of synchronization remains intact.
Register Map
The registers are listed in Table 6. The serial address and parallel
address numbers associated with each of the registers are shown
in hexadecimal format. Angle brackets <> are used to reference
specific bits or ranges of bits. For example, <3> designates Bit 3,
while <7:3> designates the range of bits from 7 down to 3,
inclusive.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9858FDPCB | 1 GSPS Direct Digital Synthesizer |
| AD9859 | 400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer |
| AD9859YSV | 400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer |
| AD9859YSV-REEL7 | 400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer |
| AD9862PCB | Mixed-Signal Front-End (MxFE⑩) Processor for Broadband Communications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9858/FDPCB | 制造商:Analog Devices 功能描述:EVAL KIT FOR FRACTIONAL DIVIDER EVAL BD - Bulk |
| AD9858/PCBZ | 功能描述:BOARD EVAL FOR AD9858 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理，熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板，CD，電源 |
| AD9858/TLPCB | 制造商:Analog Devices 功能描述:NCO/DDS, 1GSPS DIRECT DGTL SYNTHESIZER - Bulk |
| AD9858/TLPCBZ | 制造商:Analog Devices 功能描述:EVAL BOARD - Bulk |
| AD9858BSV | 制造商:Rochester Electronics LLC 功能描述:1000 MHZ DDS/DAC - Bulk 制造商:Analog Devices 功能描述:1GHZ DDS/DAC SMD 9858 TQFP100 制造商:Analog Devices 功能描述:Frequency Synthesizer,AD9858 1GHz TQFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。