- 您現在的位置：買賣IC網 > PDF目錄373969 > AD9864-EB (Analog Devices, Inc.) IF Digitizing Subsystem PDF資料下載
參數資料
| 型號： | AD9864-EB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | IF Digitizing Subsystem |
| 中文描述： | 中頻數字化子系統 |
| 文件頁數： | 6/44頁 |
| 文件大小： | 1984K |
| 代理商： | AD9864-EB |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9864
DIGITAL SPECIFICATIONS
Table 2. VDDI = VDDF = VDDA = VDDC = VDDL = VDDH = 2.7 V to 3.6 V, VDDQ = VDDP = 2.7 V to 5.5 V, f
CLK
= 18 MSPS,
f
IF
= 109.65 MHz, f
LO
= 107.4 MHz, f
REF
= 16.8 MHz, unless otherwise noted. Standard operating mode: VGA at minimum attenuation
setting, synthesizers in normal (not fast acquire) mode, decimation factor = 900, 16-bit digital output, and 10 pF load on SSI output pins.
Parameter
Temperature
DECIMATOR
Decimation Factor
1
Full
Pass-Band Width
Full
Pass-Band Gain Variation
Full
Alias Attenuation
Full
SPI-READ OPERATION (See Figure 30)
PC Clock Frequency
Full
PC Clock Period (t
CLK
)
Full
PC Clock High (t
HI
)
Full
PC Clock Low (t
LOW
)
Full
PC to PD Setup Time (t
DS
)
Full
PC to PD Hold Time (t
DH
)
Full
PE to PC Setup Time (t
S
)
Full
PC to PE Hold Time (t
H
)
Full
SPI-WRITE OPERATION
2
(See Figure 29)
PC Clock Frequency
Full
PC Clock Period (t
CLK
)
Full
PC Clock High (t
HI
)
Full
PC Clock Low (t
LOW
)
Full
PC to PD Setup Time (t
DS
)
Full
PC to PD Hold Time (t
DH
)
Full
PC to PD (or DOUTB) Data Valid Time (t
DV
)
Full
PE to PD Output Valid to Hi-Z (t
EZ
)
Full
SSI
2
(See Figure 32)
CLKOUT Frequency
Full
CLKOUT Period (t
CLK
)
Full
CLKOUT Duty Cycle (t
HI
, t
LOW
)
Full
CLKOUT to FS Valid Time (t
V
)
Full
CLKOUT to DOUT Data Valid Time (t
DV
)
Full
CMOS LOGIC INPUTS
3
Logic 1 Voltage (V
IH
)
Full
Logic 0 Voltage (V
IL
)
Full
Logic 1 Current (I
IH
)
Full
Logic 0 Current (I
IL
)
Full
Input Capacitance
Full
CMOS LOGIC OUTPUTS
2, 3, 4
Logic 1 Voltage (V
OH
)
Full
Logic 0 Voltage (V
OL
)
Full
Rev. 0 | Page 6 of 44
Test Level
IV
V
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
Min
48
88
100
45
45
2
2
5
5
100
45
45
2
2
3
0.867
38.4
33
–1
–1
VDDH – 0.2
Typ
50%
8
50
10
10
3
VDDH – 0.2
Max
960
1.2
10
10
26
1153
67
+1
+1
0.5
0.2
Unit
f
CLKOUT
dB
dBm
MHz
ns
ns
ns
ns
ns
ns
ns
MHz
ns
ns
ns
ns
ns
ns
ns
MHz
ns
ns
ns
ns
V
V
μA
μA
pF
V
V
1
Programmable in steps of 48 or 60.
2
CMOS output mode with C
LOAD
= 10 pF and Drive Strength = 7.
3
Absolute maximum and minimum input/output levels are VDDH + 0.3 V and –0.3 V.
4
I
OL
= 1 mA; specification is also dependent on drive strength setting.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9864BCPZ | IF Digitizing Subsystem |
| AD9864BCPZRL | IF Digitizing Subsystem |
| AD9866BCPRL | Broadband Modem Mixed Signal Front End |
| AD9866CHIPS | Broadband Modem Mixed Signal Front End |
| AD9866 | Broadband Modem Mixed Signal Front End |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9864-EBZ | 功能描述:BOARD EVAL FOR AD9864 制造商:analog devices inc. 系列:- 零件狀態:有效 類型:數字轉換器 頻率:10MHz ~ 300MHz 配套使用產品/相關產品:AD9864 所含物品:板 標準包裝:1 |
| AD9865 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9865BCP | 制造商:Analog Devices 功能描述:Mixed Signal Front End 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:MIXED SGNL FRONT END 64LFCSP EP - Trays 制造商:Analog Devices 功能描述:10BIT MIXED SIGNAL CONVERTER 9865 |
| AD9865BCPRL | 制造商:Analog Devices 功能描述:Mixed Signal Front End 64-Pin LFCSP EP T/R |
| AD9865BCPZ | 功能描述:IC PROCESSOR FRONT END 64LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 前端 (LNA + PA) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- RF 型:GPS 頻率:1575.42MHz 特點:- 封裝/外殼:48-TQFP 裸露焊盤 供應商設備封裝:48-TQFP 裸露焊盤（7x7） 包裝:托盤 |
發布緊急采購，3分鐘左右您將得到回復。