- 您現在的位置：買賣IC網 > PDF目錄373969 > AD9864 (Analog Devices, Inc.) IF Digitizing Subsystem PDF資料下載
參數資料
| 型號： | AD9864 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | IF Digitizing Subsystem |
| 中文描述： | 中頻數字化子系統 |
| 文件頁數： | 18/44頁 |
| 文件大小： | 1984K |
| 代理商： | AD9864 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9864
Rev. 0 | Page 18 of 44
PE
PC
PD
DON'T
CARE
DON'T
CARE
DON'T
CARE
DON'T
CARE
DON'T
CARE
DON'T
CARE
DON'T
CARE
DOUTB
D1
D0
D6
D7
D1
D0
D6
D7
R/W
A5
A1
A0
t
S
t
HI
t
LOW
t
DS
t
DH
t
DV
t
EZ
t
CLK
0
Figure 30.
SPI Read Operation Timing
SYNCHRONOUS SERIAL INTERFACE (SSI)
The AD9864 provides a high degree of programmability of its
SSI output data format, control signals, and timing parameters
to accommodate various digital interfaces. In a 3-wire digital
interface, the AD9864 provides a frame sync signal (FS), a clock
output (CLKOUT), and a serial data stream (DOUTA) signal to
the host device. In a 2-wire interface, the frame sync informa-
tion is embedded into the data stream, thus only CLKOUT and
DOUTA output signals are provided to the host device. The SSI
control registers are SSICRA, SSICRB, and SSIORD. Table 8
shows the different bit fields associated with these registers.
The primary output of the AD9864 is the converted I and Q
demodulated signal available from the SSI port as a serial bit
stream contained within a frame. The output frame rate is equal
to the modulator clock frequency (f
CLK
) divided by the digital
filter’s decimation factor that is programmed in the Decimator
Register (0x07). The bit stream consists of an I word followed
by a Q word, where each word is either 24 bits or 16 bits long
and is given MSB first in twos complement form. Two optional
bytes may also be included within the SSI frame following the
Q word. One byte contains the AGC attenuation and the other
byte contains both a count of modulator reset events and an
estimate of the received signal amplitude (relative to full scale
of the AD9864’s ADC). Figure 31 illustrates the structure of the
SSI data frames in a number of SSI modes.
The two optional bytes are output if the EAGC bit of SSICRA is
set. The first byte contains the 8-bit attenuation setting (0 = no
attenuation, 255 = 24 dB of attenuation), while the second byte
contains a 2-bit reset field and 6-bit received signal strength
field. The reset field contains the number of modulator reset
events since the last report, saturating at 3. The received signal
strength (RSSI) field is a linear estimate of the signal strength at
the output of the first decimation stage; 60 corresponds to a
full-scale signal.
The two optional bytes follow the I and Q data as a 16-bit word
provided that the AAGC bit of SSICRA is not set. If the AAGC
bit is set, the two bytes follow the I and Q data in an alternating
fashion. In this alternate AGC data mode, the LSB of the byte
containing the AGC attenuation is a 0, while the LSB of the
byte containing reset and RSSI information is always a 1.
In a 2-wire interface, the embedded frame sync bit (EFS) within
the SSICRA register is set to 1. In this mode, the framing
information is embedded in the data stream, with each eight
bits of data surrounded by a start bit (low) and a stop bit (high),
and each frame ends with at least 10 high bits. FS remains
either low or three-stated (default), depending on the state of
the SFST bit. Other control bits can be used to invert the frame
sync (SFSI), to delay the frame sync pulse by one clock period
(SLFS), to invert the clock (SCKI), or to three-state the clock
(SCKT). Note that if EFS is set, SLFS is a Don’t Care.
24-BIT I AND Q, EAGC = 0, AAGC = X:48 DATA BITS
I(23:0)
24-BIT I AND Q, EAGC = 1, AAGC = 0:64 DATA BITS
I(23:0)
16-BIT I AND Q, EAGC = 0, AAGC = X:32 DATA BITS
I(15:0)
16-BIT I AND Q, EAGC = 0, AAGC = 0:32 DATA BITS
16-BIT I AND Q, EAGC = 1, AAGC = 1:40 DATA BITS
RESET COUNT
RESET COUNT
I(15:0)
Q(15:0)
Q(15:0)
I(15:0)
ATTN(7:1)
Q(15:0)
I(15:0)
Q(15:0)
Q(23:0)
Q(23:0)
ATTN(7:0)
ATTN(7:0)
SSI(5:1)
SSI(5:0)
SSI(5:0)
1
0
0
Figure 31.
SSI Frame Structure
The SSIORD register controls the output bit rate (f
CLKOUT
) of the
serial bit stream. f
CLKOUT
can be set equal to the modulator clock
frequency (f
CLK
) or an integer fraction of it. It is equal to f
CLK
divided by the contents of the SSIORD register. Note that f
CLKOUT
should be chosen such that it does not introduce harmful spurs
within the pass band of the target signal. Users must verify that
the output bit rate is sufficient to accommodate the required
number of bits per frame for a selected word size and decimation
factor. Idle (high) bits are used to fill out each frame.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9864-EB | IF Digitizing Subsystem |
| AD9864BCPZ | IF Digitizing Subsystem |
| AD9864BCPZRL | IF Digitizing Subsystem |
| AD9866BCPRL | Broadband Modem Mixed Signal Front End |
| AD9866CHIPS | Broadband Modem Mixed Signal Front End |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9864BCP | 制造商:Analog Devices 功能描述:IF SUBSYS 48LFCSP EP - Bulk |
| AD9864BCPZ | 功能描述:IC IF SUBSYSTEM GEN-PURP 48LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 前端 (LNA + PA) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- RF 型:GPS 頻率:1575.42MHz 特點:- 封裝/外殼:48-TQFP 裸露焊盤 供應商設備封裝:48-TQFP 裸露焊盤（7x7） 包裝:托盤 |
| AD9864BCPZ | 制造商:Analog Devices 功能描述:IC, IF SUBSYSTEM, 16-24BIT, 6.8KHZ-270KH |
| AD9864BCPZRL | 功能描述:IC IF SUBSYSTEM GEN-PURP 48LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 前端 (LNA + PA) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- RF 型:GPS 頻率:1575.42MHz 特點:- 封裝/外殼:48-TQFP 裸露焊盤 供應商設備封裝:48-TQFP 裸露焊盤（7x7） 包裝:托盤 |
| AD9864-EB | 制造商:Analog Devices 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。