欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: AD9864
廠商: Analog Devices, Inc.
英文描述: IF Digitizing Subsystem
中文描述: 中頻數(shù)字化子系統(tǒng)
文件頁數(shù): 38/44頁
文件大?。?/td> 1984K
代理商: AD9864
AD9864
The LO, CLK, and IFIN signals are coupled to their respective
inputs using 10 nF capacitors. The output of the mixer is cou-
pled to the input of the ADC using 100 pF. An external 100 k
resistor from the RREF pin to GND sets up the AD9864’s
internal bias currents. VREFP and VREFN provide a differen-
tial reference voltage to the AD9864’s Σ- ADC and must be
decoupled by a 0.01 μF differential capacitor along with two
100 pF capacitors to GND. The remaining capacitors are used
to decouple other sensitive internal nodes to GND.
Although power supply decoupling capacitors are not shown, it
is recommended that a 0.1 μF surface-mount capacitor be
placed as close as possible to each power supply pin for maxi-
mum effectiveness. Also not shown is the input impedance
matching network used to match the AD9864’s IF input to the
external IF filter. Lastly, the loop filter components associated
with the LO and CLK synthesizers are not shown.
LC component values for
f
CLK
= 18 MHz are given Figure 70.
For other clock frequencies, the two inductors and the capaci-
tor of the LC tank should be scaled in inverse proportion to the
clock. For example, if
f
CLK
= 26 MHz, the two inductors should
be = 6.9 μH and the capacitor should be about 120 pF. A toler-
ance of 10% is sufficient for these components since tuning of
the LC tank is performed upon system startup.
APPLICATIONS
SuperHeterodyne Receiver Example
The AD9864 is well suited for analog and/or digital narrow-band
radio systems based on a superheterodyne receiver architecture. The
superheterodyne architecture is noted for achieving exceptional
dynamic range and selectivity by using two or more downconversion
stages to provide amplification of the target signal while filtering the
undesired signals. The AD9864 greatly simplifies the design of these
radio systems by integrating the complete IF strip (excluding the LO
VCO) while providing an I/Q digital output (along with other sys-
tem parameters) for the demodulation of both analog and digital
modulated signals. The AD9864’s exceptional dynamic range often
simplifies the IF filtering requirements and eliminates the need for an
external AGC.
RF
INPUT
PRESELECT
FILTER
TUNER
IF CRYSTAL OR
SAW FILTER
VDDA
Σ
-
ADC
LNA
VCO
ADF42xx
PLL SYN
REFIN
TO
DSP
AD9864
DECIMATION
FILTER
SAMPLE CLOCK
SYNTHESIZER
I
LOOP
FILTER
L
L
VCO
LOOP
FILTER
VDDC
I
C
C
FROM DSP
LO
SYNTH.
VOLTAGE
REFERENCE
SPI
R
V
V
S
P
P
P
CRYSTAL
OSCILLATOR
IFIN
–16dB
LNA
V
V
I
I
DAC AGC
FORMATTING/SSI
DOUTA
DOUTB
FS
CLKOUT
CONTROL LOGIC
G
G
IF2 =
f
CLK
/8
0
Figure 71. Typical Dual Conversion Superheterodyne Application Using the AD9864
Rev. 0 | Page 38 of 44
相關(guān)PDF資料
PDF描述
AD9864-EB IF Digitizing Subsystem
AD9864BCPZ IF Digitizing Subsystem
AD9864BCPZRL IF Digitizing Subsystem
AD9866BCPRL Broadband Modem Mixed Signal Front End
AD9866CHIPS Broadband Modem Mixed Signal Front End
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9864BCP 制造商:Analog Devices 功能描述:IF SUBSYS 48LFCSP EP - Bulk
AD9864BCPZ 功能描述:IC IF SUBSYSTEM GEN-PURP 48LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 前端 (LNA + PA) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- RF 型:GPS 頻率:1575.42MHz 特點:- 封裝/外殼:48-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFP 裸露焊盤(7x7) 包裝:托盤
AD9864BCPZ 制造商:Analog Devices 功能描述:IC, IF SUBSYSTEM, 16-24BIT, 6.8KHZ-270KH
AD9864BCPZRL 功能描述:IC IF SUBSYSTEM GEN-PURP 48LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 前端 (LNA + PA) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- RF 型:GPS 頻率:1575.42MHz 特點:- 封裝/外殼:48-TQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFP 裸露焊盤(7x7) 包裝:托盤
AD9864-EB 制造商:Analog Devices 功能描述:
主站蜘蛛池模板: 科技| 扬中市| 文安县| 惠安县| 侯马市| 铁力市| 涞源县| 舞钢市| 凌源市| 宜黄县| 光泽县| 黎城县| 银川市| 上高县| 本溪| 黄山市| 通江县| 静安区| 嘉黎县| 萍乡市| 荆州市| 石棉县| 鸡泽县| 江西省| 建瓯市| 宿州市| 正镶白旗| 龙州县| 江达县| 克拉玛依市| 陆良县| 仁怀市| 尼木县| 田林县| 黔江区| 莆田市| 延吉市| 盘锦市| 中超| 大足县| 昌图县|