- 您現在的位置：買賣IC網 > PDF目錄373969 > AD9864 (Analog Devices, Inc.) IF Digitizing Subsystem PDF資料下載
參數資料
| 型號： | AD9864 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | IF Digitizing Subsystem |
| 中文描述： | 中頻數字化子系統 |
| 文件頁數： | 31/44頁 |
| 文件大小： | 1984K |
| 代理商： | AD9864 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9864
+
VGA
DAC
Σ
ADC
FS
-
DEC1
÷
12
DEC2
AND
DEC3
I + Q
I + Q
SELECT
LARGER
AGCR
REF LEVEL
K
AGCA/AGCD
SCALING
C
DAC
GCP
1
(1 – Z
–1
)
AGCV
SETTING
DVGA
RSSI DATA
TO SSI
I/Q DATA
TO SSI
0
Figure 58. Functional Block Diagram of VGA and AGC
VARIABLE GAIN CONTROL
The variable gain control is enabled by setting the AGCR field
of Register 0x06 to 0. In this mode, the gain of the VGA (and
the DVGA) can be adjusted by writing to the 16-bit AGCG
register. The maximum update rate of the AGCG register via
the SPI port is
f
CLK
/240. The MSB of this register is the bit that
enables 16 dB of attenuation in the mixer. This feature allows
the AD9864 to cope with large level signals beyond the VGA’s
range (i.e., > –18 dBm at LNA input) to prevent overloading of
the ADC.
The lower 15 bits specify the attenuation in the remainder of
the signal path. If the DVGA is enabled, the attenuation range
is from –12 dB to +12 dB since the DVGA provides 12 dB of
digital gain. In this case, all 15 bits are significant. However,
with the DVGA disabled, the attenuation range extends from
0 dB to 12 dB and only the lower 14 bits are useful. Figure 59
shows the relationship between the amount of attenuation and
the AGC register setting for both cases.
AGCG SETTING (HEX)
–12
0
12
0000
A
1FFF
3FFF
7FFF
5FFF
6
–6
VGA
RANGE
DVGA
RANGE
ONLY
VGA ENABLED
DVGA AND
VGA ENABLED
0
Figure 59. AGC Gain Range Characteristics vs. AGCG Register
Setting with and without DVGA Enabled
Referring to Figure 58, the gain of the VGA is set by an 8-bit
control DAC that provides a control signal to the VGA appear-
ing at the gain control pin (GCP). For applications implement-
ing automatic gain control, the DAC’s output resistance can be
reduced by a factor of 9 to decrease the attack time of the AGC
response for faster signal acquisition. An external capacitor,
CDAC, from GCP to analog ground is required to smooth the
DAC’s output each time it updates as well as to filter wideband
noise. Note that CDAC, in combination with the DAC’s pro-
grammable output resistance, sets the –3 dB bandwidth and
time constant associated with this RC network.
A linear estimate of the received signal strength is performed at
the output of the first decimation stage (DEC1) and output of
the DVGA (if enabled), as discussed in the AGC section. This
data is available as a 6-bit RSSI field within an SSI frame with
60 corresponding to a full-scale signal for a given AGC attenua-
tion setting. The RSSI field is updated at
f
CLK
/60 and can be used
with the 8-bit attenuation field (or AGCG attenuation setting)
to determine the absolute signal strength.
The accuracy of the mean RSSI reading (relative to the IF input
power) depends on the input signal’s frequency offset relative
to the IF frequency since both DEC1 filter’s response as well as
the ADC’s signal transfer function attenuate the mixer’s
downconverted signal level centered at
f
CLK
/8. As a result, the
estimated signal strength of input signals falling within prox-
imity to the IF is reported accurately, while those signals at
increasingly higher frequency offsets incur larger measurement
errors. Figure 60 shows the normalized error of the RSSI read-
ing as a function of the frequency offset from the IF frequency.
Note that the significance of this error becomes apparent when
determining the maximum input interferer (or blocker) levels
with the AGC enabled.
Rev. 0 | Page 31 of 44
相關PDF資料 |
PDF描述 |
|---|---|
| AD9864-EB | IF Digitizing Subsystem |
| AD9864BCPZ | IF Digitizing Subsystem |
| AD9864BCPZRL | IF Digitizing Subsystem |
| AD9866BCPRL | Broadband Modem Mixed Signal Front End |
| AD9866CHIPS | Broadband Modem Mixed Signal Front End |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9864BCP | 制造商:Analog Devices 功能描述:IF SUBSYS 48LFCSP EP - Bulk |
| AD9864BCPZ | 功能描述:IC IF SUBSYSTEM GEN-PURP 48LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 前端 (LNA + PA) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- RF 型:GPS 頻率:1575.42MHz 特點:- 封裝/外殼:48-TQFP 裸露焊盤 供應商設備封裝:48-TQFP 裸露焊盤（7x7） 包裝:托盤 |
| AD9864BCPZ | 制造商:Analog Devices 功能描述:IC, IF SUBSYSTEM, 16-24BIT, 6.8KHZ-270KH |
| AD9864BCPZRL | 功能描述:IC IF SUBSYSTEM GEN-PURP 48LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 前端 (LNA + PA) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- RF 型:GPS 頻率:1575.42MHz 特點:- 封裝/外殼:48-TQFP 裸露焊盤 供應商設備封裝:48-TQFP 裸露焊盤（7x7） 包裝:托盤 |
| AD9864-EB | 制造商:Analog Devices 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。