- 您現在的位置：買賣IC網 > PDF目錄373969 > AD9866 (Analog Devices, Inc.) Broadband Modem Mixed Signal Front End PDF資料下載
參數資料
| 型號： | AD9866 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Broadband Modem Mixed Signal Front End |
| 中文描述： | 寬帶調制解調器混合信號前端 |
| 文件頁數： | 37/48頁 |
| 文件大小： | 1647K |
| 代理商： | AD9866 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
AD9866
CLOCK SYNTHESIZER
The AD9866 generates all its internal sampling clocks, as well as
two user-programmable clock outputs appearing at CLKOUT1
and CLKOUT2, from a single reference
source as shown in
Figure 76. The reference
source can be either a fundamental
frequency or an overtone quartz crystal connected between
OSCIN and XTAL with the parallel resonant load components
as specified by the crystal manufacturer. It can also be a TTL-
level clock applied to OSCIN with XTAL left unconnected.
Rev. 0 | Page 37 of 48
The data rate, f
DATA
, for the Tx and Rx data paths must always be
equal. Therefore, the ADC’s sample rate, f
ADC
, is always equal to
f
DATA
, while the TxDAC update rate is a factor of 1, 2, or 4 of
f
DATA
, depending on the interpolation factor selected. The data
rate refers to the word rate and should not be confused with the
nibble rate in full-duplex interface.
÷
2
N
XTAL
C1
÷
2
L
÷
2
R
2
M
CLK
MULTIPLIER
C2
XTAL
OSCIN
CLKOUT2
CLKOUT1
TO ADC
TO TxDAC
0
Figure 76. Clock Oscillator and Synthesizer
The 2
M
CLK multiplier contains a PLL (with integrated loop
filter) and VCO capable of generating an output frequency that
is a multiple of 1, 2, 4, or 8 of its input reference frequency, f
OSCIN
,
appearing at OSCIN. The input frequency range of f
OSCIN
is
between 20 MHz and 80 MHz, while the VCO can operate over
a 40 MHz to 200 MHz span. For the best phase noise/jitter
characteristics, it is advisable to operate the VCO with a fre-
quency between 100 MHz and 200 MHz. The VCO output
drives the TxDAC directly such that its update rate, f
DAC
, is
related to f
OSCIN
by the following equation:
OSCIN
M
DAC
f
f
=
2
Equation 10.
where
M
= 0, 1, 2, or 3.
M is the PLL’s multiplication factor set in Reg. 0x04. The value
of M is determined by the Tx path’s word rate, f
DATA
, and digital
interpolation factor, F,
as shown in the following equation:
)
/
(
log
2
OSCIN
DATA
f
f
F
M
=
Equation 11.
Note that, if the reference
frequency appearing at OSCIN is
chosen to be equal to the AD9866’s Tx and Rx path’s word rate,
then M is simply equal to log
2
(F).
The clock source for the ADC can be selected in Reg. 0x04 as a
buffered version of the reference
frequency appearing at OSCIN
(default setting) or a divided version of the VCO output (f
DAC
).
The first option is the default setting and most desirable, if f
OSCIN
is equal to the ADC sample rate, f
ADC
. This option typically
results in the best jitter/phase noise performance for the ADC
sampling clock. The second option is suitable in cases where
f
OSCIN
is a factor of 2 or 4 less than the f
ADC
. In this case, the
divider ratio, N, is chosen such that the divided down VCO
output, f
DAC
, is equal to the ADC sample rate, as shown in the
following equation:
OSCIN
N
M
DAC
f
f
=
)
(
2
Equation 12.
where
N
= 0, 1, or 2.
Figure 77 shows the degradation in phase noise performance
imparted onto the ADC’s sampling clock for different VCO
output frequencies. In this case, a 25 MHz, 1 V p-p sinewave was
used to drive OSCIN and the PLL’s M and N factor were
selected to provide an f
ADC
of 50 MHz for a VCO operating
frequency of 50, 100, and 200 MHz. The RxPGA input was
driven with a near full-scale, 12.5 MHz input signal with a gain
setting of 0 dB. Operating the VCO at the highest possible
frequency results in the best narrow and wideband phase noise
characteristics. For comparison purposes, the clock source for
the ADC was taken directly from OSCIN when driven by a
50 MHz square wave.
0
FREQUENCY (MHz)
d
2.5
4.5
6.5
8.5
10.5
12.5
14.5
16.5
18.5
20.5
22.5
0
–110
–100
–90
–80
–70
–60
–50
–40
–30
–20
–10
DIRECT
VCO = 50MHz
VCO = 100MHz
VCO = 200MHz
Figure 77. Comparison of Phase Noise Performance when ADC Clock Source
Is Derived from Different VCO Output Frequencies
The CLK synthesizer also has two clock outputs appearing at
CLKOUT1 and CLKOUT2. They are programmable via
Reg. 0x06. Both outputs can be inverted or disabled. The voltage
levels appearing at these outputs are relative to DRVDD and
remain active during a hardware or software reset. Table 22
shows the SPI registers pertaining to the clock synthesizer.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9866-EB | Broadband Modem Mixed Signal Front End |
| AD9866BCP | Broadband Modem Mixed Signal Front End |
| AD9870 | IF Digitizing Subsystem |
| AD9870EB | IF Digitizing Subsystem |
| AD9873 | Analog Front End Converter for Set-Top Box, Cable Modem |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9866BCP | 制造商:Analog Devices 功能描述:Mixed Signal Front End 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:12BIT MIXED SIGNAL CONVERTER 9866 |
| AD9866BCPRL | 制造商:Analog Devices 功能描述:Mixed Signal Front End 64-Pin LFCSP EP T/R |
| AD9866BCPZ | 功能描述:IC PROCESSOR FRONT END 64LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 前端 (LNA + PA) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- RF 型:GPS 頻率:1575.42MHz 特點:- 封裝/外殼:48-TQFP 裸露焊盤 供應商設備封裝:48-TQFP 裸露焊盤（7x7） 包裝:托盤 |
| AD9866BCPZRL | 功能描述:IC PROCESSOR FRONT END 64LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 前端 (LNA + PA) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- RF 型:GPS 頻率:1575.42MHz 特點:- 封裝/外殼:48-TQFP 裸露焊盤 供應商設備封裝:48-TQFP 裸露焊盤（7x7） 包裝:托盤 |
| AD9866CHIPS | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed Signal Front End |
發布緊急采購，3分鐘左右您將得到回復。