- 您現在的位置：買賣IC網 > PDF目錄373970 > AD9882 (Analog Devices, Inc.) Dual Interface for Flat Panel Displays PDF資料下載
參數資料
| 型號： | AD9882 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Dual Interface for Flat Panel Displays |
| 中文描述： | 雙接口的平板顯示器 |
| 文件頁數： | 29/36頁 |
| 文件大小： | 370K |
| 代理商： | AD9882 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
REV. A
AD9882
–29–
14
A bit that can put the outputs in a high impedance mode. This
applies to the 24 data output pins, HSOUT, VSOUT, and DE Pins.
3
PDO
Power-Down Outputs
Table XXXII. Power-Down Output Settings
PDO
Function
0
1
Normal operation
Three-state
The default for this register is 0. (This option works on both the analog and
digital interfaces.)
14
This bit is used to set the HDCP Slave Port address.
2
HDCP Address
Table XXXIII. HDCP Address Settings
Address Bit
Result
0
1
0 for HDCP Slave Port
1 for HDCP Slave Port
The default for this register is 0.
14
This bit is used to control chip power-down. See the section on
power management for details about which blocks are actually
powered down.
1
PWRDN
Table XXXIV. Power-Down Settings
Select
Result
0
1
Power-down
Normal operation
The default for this register is 1.
14
A bit that configures the output data in 4:2:2 mode. This mode
can be used to reduce the number of data lines used from 24
to 16 for applications using YPbPr graphics signals. A timing
diagram for this mode is shown in Figure 9. Recommended
input and output configurations are shown in Table XXXVI.
In 4:2:2 mode, the RED and BLUE channels can be interchanged
to help satisfy board layout or timing requirements, but the
GREEN channel must be configured for Y.
0
4:2:2 Output Mode Select
Table XXXV. 4:2:2 Output Mode Select
Select
Output Mode
0
1
4:4:4
4:2:2
Table XXXVI. 4:2:2 Input/Output Configuration
Channel
Input Connection
Output Format
RED
GREEN
BLUE
Pr
Y
Pr
Pb/Pr
Y
High impedance
15
This bit is used to indicate when activity is detected on the
Hsync input pin (Pin 79). If Hsync is held high or low, activity
will not be detected.
7
Hsync Detect
Table XXXVII. Hsync Detection Results
Detect
Function
0
1
No activity detected
Activity detected
The Sync Processing Block Diagram, Figure 18, shows where this function is
implemented.
15
This bit is used to indicate when sync activity is detected on the
Sync-on-Green input pin (Pin 64).
6
Sync-on-Green Detect
Table XXXVIII. Sync-on-Green Detection Results
Detect
Function
0
1
No activity detected
Activity detected
The Sync Processing Block Diagram, Figure 18, shows where this function is
implemented.
Note: If no Sync signal is presented on the GREEN video input,
normal video may still trigger activity.
15
This bit is used to indicate when activity is detected on the
Vsync input pin (Pin 80). If Vsync is held high or low, activity
will not be detected.
5
Vsync Detect
Table XXXIX. Vsync Detection Results
Detect
Function
0
1
No activity detected
Activity detected
The Sync Processing Block Diagram, Figure 18, shows where this function is
implemented.
15
This bit is used to indicate when activity is detected on the
digital interface clock input.
4
Digital Interface Clock Detect
Table XL. Digital Interface Clock Detection Results
Detect
Function
0
1
No activity detected
Activity detected
The Sync Processing Block Diagram, Figure 18, shows where this function is
implemented.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9883ABST-RL140 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9883AKST-110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9883AKST-140 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9883A | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
| AD9883ABST-RL110 | 110 MSPS/140 MSPS Analog Interface for Flat Panel Displays |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9882/PCB | 制造商:Analog Devices 功能描述:DUAL INTRFC FOR FLAT PNL DISPLAY 100LQFP - Bulk |
| AD9882A | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
| AD9882A/PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
| AD9882AKSTZ-100 | 功能描述:IC INTERFACE/DVI 100MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產品:NXP - I2C Interface 標準包裝:1 系列:- 應用:2 通道 I²C 多路復用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9882AKSTZ-140 | 功能描述:IC INTERFACE/DVI 100MHZ 100LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產品:NXP - I2C Interface 標準包裝:1 系列:- 應用:2 通道 I²C 多路復用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
發布緊急采購，3分鐘左右您將得到回復。