- 您現在的位置：買賣IC網 > PDF目錄374032 > ADSP-21160M (Analog Devices, Inc.) DSP Microcomputer PDF資料下載
參數資料
| 型號： | ADSP-21160M |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 數字信號處理 |
| 英文描述： | DSP Microcomputer |
| 中文描述： | DSP微機 |
| 文件頁數： | 11/53頁 |
| 文件大?。?/td> | 696K |
| 代理商： | ADSP-21160M |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
–
11
–
REV. 0
ADSP-21160M
DMAG2
O/T
DMA Grant 2 (DMA Channel 12). Asserted by ADSP-21160M to indicate that the
requested DMA starts on the next cycle. Driven by bus master only.
Multiprocessing Bus Requests. Used by multiprocessing ADSP-21160Ms to arbitrate
for bus mastership. An ADSP-21160M only drives its own BRx line (corresponding to
the value of its ID2
–
0 inputs) and monitors all others. In a multiprocessor system with
less than six ADSP-21160Ms, the unused BRx pins should be pulled high; the
processor
’
s own BRx line must not be pulled high or low because it is an output.
Rotating Priority Bus Arbitration Select. When RPBA is high, rotating priority for
multiprocessor bus arbitration is selected. When RPBA is low, fixed priority is selected.
This signal is a system configuration selection which must be set to the same value on
every ADSP-21160M. If the value of RPBA is changed during system operation, it must
be changed in the same CLKIN cycle on every ADSP-21160M.
Priority Access. Asserting its PA pin allows an ADSP-21160M bus slave to interrupt
background DMA transfers and gain access to the external bus. PA is connected to all
ADSP-21160Ms in the system. If access priority is not required in a system, the PA pin
should be left unconnected.
Data Transmit (Serial Ports 0, 1). Each DT pin has a 50 k
internal pull-up resistor.
Data Receive (Serial Ports 0, 1). Each DR pin has a 50 k
internal pull-up resistor.
Transmit Clock (Serial Ports 0, 1). Each TCLK pin has a 50 k
internal
pull-up resistor.
Receive Clock (Serial Ports 0, 1). Each RCLK pin has a 50 k
internal pull-up resistor.
Transmit Frame Sync (Serial Ports 0, 1).
Receive Frame Sync (Serial Ports 0, 1).
Link Port Data (Link Ports 0
–
5). Each LxDAT pin has a 50 k
internal pull-down
resistor that is enabled or disabled by the LPDRD bit of the LCTL0
–
1 register.
Link Port Clock (Link Ports 0
–
5). Each LxCLK pin has a 50 k
internal pull-down
resistor that is enabled or disabled by the LPDRD bit of the LCTL0
–
1 register.
Link Port Acknowledge (Link Ports 0
–
5). Each LxACK pin has a 50 k
internal
pull-down resistor that is enabled or disabled by the LPDRD bit of the LCOM register.
EPROM Boot Select. For a description of how this pin operates, see
Table 3
. This
signal is a system configuration selection that should be hardwired.
Link Boot. For a description of how this pin operates, see
Table 3
. This signal is a
system configuration selection that should be hardwired.
Boot Memory Select. Serves as an output or input as selected with the EBOOT and
LBOOT pins; see
Table 3
. This input is a system configuration selection that should
be hardwired.
Local Clock In. CLKIN is the ADSP-21160M clock input. The ADSP-21160M
external port cycles at the frequency of CLKIN. The instruction cycle rate is a multiple
of the CLKIN frequency; it is programmable at power-up. CLKIN may not be halted,
changed, or operated below the specified frequency.
Core/CLKIN Ratio Control. ADSP-21160M core clock (instruction cycle) rate is equal
to n CLKIN where n is user-selectable to 2, 3, or 4, using the CLK_CFG3
–
0 inputs.
For clock configuration definitions, see the
RESET
& CLKIN
section of the
System
Design
chapter of the
ADSP-21160 SHARC DSP Hardware Reference
manual.
Local Clock Out. CLKOUT is driven at the CLKIN frequency by the current bus
master. This output is three-stated when the ADSP-21160M is not the bus master, or
when the host controls the bus (HBG asserted). A keeper latch on the DSP
’
s CLKOUT
pin maintains the output at the level it was last driven (only enabled on the
ADSP-21160M with ID2
–
0 = 00x).
Processor Reset. Resets the ADSP-21160M to a known state and begins execution at
the program memory location specified by the hardware reset vector address. The
RESET input must be asserted (low) at power-up.
BR6
–
1
I/O/S
RPBA
I/S
PA
I/O/T
DTx
DRx
TCLKx
O
I
I/O
RCLKx
TFSx
RFSx
LxDAT7
–
0
I/O
I/O
I/O
I/O
LxCLK
I/O
LxACK
I/O
EBOOT
I
LBOOT
I
BMS
I/O/T
CLKIN
I
CLK_CFG3
–
0
I
CLKOUT
O/T
RESET
I/A
Table 2. Pin Function Descriptions (Continued)
Pin
Type
Function
相關PDF資料 |
PDF描述 |
|---|---|
| ADSP-21160MKB-80 | DSP Microcomputer |
| ADSP-21160NKB-95 | DSP Microcomputer |
| ADSP-21160N | Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection |
| ADSP-21160NCB-TBD | Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection |
| ADSP-21161N | DSP Microcomputer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADSP-21160MKB-80 | 功能描述:IC DSP CONTROLLER 32BIT 400 BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數字式信號處理器） 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI，以太網，RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，FCBGA 供應商設備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21160MKBZ-80 | 功能描述:IC DSP CONTROLLER 32BIT 400 BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數字式信號處理器） 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI，以太網，RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，FCBGA 供應商設備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21160N | 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer |
| ADSP-21160NCB-100 | 功能描述:IC DSP CONTROLLER 32BIT 400BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數字式信號處理器） 系列:SHARC® 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI，以太網，RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，FCBGA 供應商設備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21160NCB-TBD | 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer |
發布緊急采購，3分鐘左右您將得到回復。