欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： ADSP-21160M
廠商： Analog Devices, Inc.
元件分類： 數(shù)字信號(hào)處理
英文描述： DSP Microcomputer
中文描述： DSP微機(jī)
文件頁(yè)數(shù)： 44/53頁(yè)
文件大小： 696K
代理商： ADSP-21160M
ADSP-21160M
–
44
–
REV. 0
Example:
Estimate P
EXT
with the following assumptions:
A system with one bank of external data memory
—
asyn-
chronous RAM (64-bit)
Four 64K
×
16 RAM chips are used, each with a load of
10 pF
External data memory writes occur every other cycle, a
rate of 1/(4 t
CK
), with 50% of the pins switching
The bus cycle time is 40 MHz (t
CK
= 25 ns).
The P
EXT
equation is calculated for each class of pins that
can drive:
A typical power consumption can now be calculated for
these conditions by adding a typical internal power
dissipation:
P
TOTAL
=
P
EXT
+
P
INT
+
P
PLL
Where:
P
EXT
is from
Table 30
P
INT
is I
DDINT
×
2.5V, using the calculation I
DDINT
listed in
Power Dissipation on page 42
P
PLL
is AI
DD
×
2.5V, using the value for AI
DD
listed in
ABSOLUTE MAXIMUM RATINGS on page 14
Note that the conditions causing a worst-case P
EXT
are
different from those causing a worst-case P
INT
. Maximum
P
INT
cannot occur while 100% of the output pins are
switching from all ones to all zeros. Note also that it is not
common for an application to have 100% or even 50% of
the outputs switching simultaneously.
Test Conditions
The test conditions for timing parameters appearing in
ADSP-21160M specifications on page 13
include output
disable time, output enable time, and capacitive loading.
Output Disable Time
Output pins are considered to be disabled when they stop
driving, go into a high impedance state, and start to decay
from their output high or low voltage. The time for the
voltage on the bus to decay by
–
V is dependent on the capac-
itive load, C
L
and the load current, I
L
. This decay time can
be approximated by the following equation:
t
DECAY
= (
C
L
V
)/
I
L
The output disable time t
DIS
is the difference between
t
MEASURED
and t
DECAY
as shown in
Figure 30
. The time t
MEASURED
is the interval from when the reference signal switches to
when the output voltage decays
–
V
from the measured
output high or output low voltage. t
DECAY
is calculated with
test loads
C
L
and
I
L
, and with
–
V equal to 0.5 V.
Output Enable Time
Output pins are considered to be enabled when they have
made a transition from a high impedance state to when they
start driving. The output enable time t
ENA
is the interval from
when a reference signal reaches a high or low voltage level
to when the output has reached a specified high or low trip
point, as shown in the Output Enable/Disable diagram
(
Figure 30
). If multiple pins (such as the data bus) are
enabled, the measurement value is that of the first pin to
start driving.
Example System Hold Time Calculation
To determine the data output hold time in a particular
system, first calculate t
DECAY
using the equation given above.
Choose
–
V to be the difference between the
ADSP-21160M
’
s output voltage and the input threshold for
the device requiring the hold time. A typical
–
V will be 0.4 V.
C
L
is the total bus capacitance (per data line), and I
L
is the
total leakage or three-state current (per data line). The hold
time will be t
DECAY
plus the minimum disable time (i.e.,
t
DATRWH
for the write cycle).
Table 30. External Power Calculations (3.3 V Device)
Pin Type
Address
MS0
WRx
Data
CLKOUT
# of Pins
15
1
2
64
1
% Switching
50
0
–
50
–
×
C
×
44.7 pF
×
44.7 pF
×
44.7 pF
×
14.7 pF
×
4.7 pF
×
f
×
12.5 MHz
×
12.5 MHz
×
25 MHz
×
12.5 MHz
×
25 MHz
×
VDD
2
×
10.9 V
×
10.9 V
×
10.9 V
×
10.9 V
×
10.9 V
= P
EXT
= 0.046 W
= 0.000 W
= 0.024 W
= 0.064 W
= 0.001 W
P
EXT
= 0.135 W
Figure 30. Output Enable/Disable
REFERENCE
SIGNAL
t
DIS
OUTPUT STARTS
DRIVING
VOH (MEASURED) – DV
VOL (MEASURED) + DV
t
MEASURED
VOH (MEASURED)
VOL (MEASURED)
2.0V
1.0V
HIGH-IMPEDANCE STATE.
TEST CONDITIONS CAUSE THISVOLTAGE
TO BE APPROXIMATELY 1.5V
OUTPUT STOPS
DRIVING
t
DECAY
t
ENA
相關(guān)PDF資料
PDF描述
ADSP-21160MKB-80 DSP Microcomputer
ADSP-21160NKB-95 DSP Microcomputer
ADSP-21160N Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection
ADSP-21160NCB-TBD Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection
ADSP-21161N DSP Microcomputer
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21160MKB-80 功能描述:IC DSP CONTROLLER 32BIT 400 BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
ADSP-21160MKBZ-80 功能描述:IC DSP CONTROLLER 32BIT 400 BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
ADSP-21160N 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
ADSP-21160NCB-100 功能描述:IC DSP CONTROLLER 32BIT 400BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
ADSP-21160NCB-TBD 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 淮滨县| 五指山市| 新巴尔虎右旗| 犍为县| 任丘市| 马鞍山市| 扬中市| 天镇县| 沂南县| 沈阳市| 招远市| 老河口市| 乌拉特中旗| 伊吾县| 紫阳县| 哈尔滨市| 大姚县| 阜宁县| 安达市| 北碚区| 土默特右旗| 尼玛县| 石柱| 乐安县| 兴仁县| 旬阳县| 达孜县| 永平县| 德昌县| 宜章县| 博罗县| 卫辉市| 长葛市| 元江| 务川| 原阳县| 额敏县| 邹平县| 新巴尔虎左旗| 青铜峡市| 万宁市|