欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): ADSP-21363
廠(chǎng)商: Analog Devices, Inc.
英文描述: SHARC Processor
中文描述: SHARC處理器
文件頁(yè)數(shù): 11/44頁(yè)
文件大小: 396K
代理商: ADSP-21363
ADSP-21363
Preliminary Technical Data
Rev. PrA
|
Page 11 of 44
|
September 2004
DAI_P20–1
I/O/T
(pu)
Three-state with
programmable
pullup
Digital Audio Interface Pins
. These pins provide the physical interface to the SRU.
The SRU configuration registers define the combination of on-chip peripheral inputs
or outputs connected to the pin and to the pin’s output enable. The configuration
registers of these peripherals then determines the exact behavior of the pin. Any input
or output signal present in the SRU may be routed to any of these pins. The SRU
provides the connection from the Serial ports, Input data port, precision clock gener-
ators and timers, and SPI to the DAI_P20–1 pins These pins have internal 22.5 k
pullup resistors which are enabled on reset. These pullups can be disabled in the
DAI_PIN_PULLUP register.
Serial Peripheral Interface Clock Signal
. Driven by the master, this signal controls
the rate at which data is transferred. The master may transmit data at a variety of baud
rates. SPICLK cycles once for each bit transmitted. SPICLK is a gated clock that is active
during data transfers, only for the length of the transferred word. Slave devices ignore
the serial clock if the slave select input is driven inactive (HIGH). SPICLK is used to shift
out and shift in the data driven on the MISO and MOSI lines. The data is always shifted
out on one clock edge and sampled on the opposite edge of the clock. Clock polarity
and clock phase relative to data are programmable into the SPICTL control register
and define the transfer format. SPICLK has a 22.5 k
internal pullup resistor.
Serial Peripheral Interface Slave Device Select
. An active low signal used to select
the processor as an SPI slave device. This input signal behaves like a chip select, and
is provided by the master device for the slave devices. In multimaster mode the DSPs
SPIDS signal can be driven by a slave device to signal to the processor (as SPI master)
that an error has occurred, as some other device is also trying to be the master device.
If asserted low when the device is in master mode, it is considered a multimaster error.
For a single-master, multiple-slave configuration where flag pins are used, this pin
must be tied or pulled high to V
DDEXT
on the master device. For ADSP-21363 to
ADSP-21363 SPI interaction, any of the master ADSP-21363's flag pins can be used to
drive the SPIDS signal on the ADSP-21363 SPI slave device.
SPI Master Out Slave In
. If the ADSP-21363 is configured as a master, the MOSI pin
becomes a data transmit (output) pin, transmitting output data. If the ADSP-21363 is
configured as a slave, the MOSI pin becomes a data receive (input) pin, receiving input
data. In an ADSP-21363 SPI interconnection, the data is shifted out from the MOSI
output pin of the master and shifted into the MOSI input(s) of the slave(s). MOSI has a
22.5 k
internal pullup resistor.
SPI Master In Slave Out
. If the ADSP-21363 is configured as a master, the MISO pin
becomes a data receive (input) pin, receiving input data. If the ADSP-21363 is
configured as a slave, the MISO pin becomes a data transmit (output) pin, transmitting
output data. In an ADSP-21363 SPI interconnection, the data is shifted out from the
MISO output pin of the slave and shifted into the MISO input pin of the master. MISO
has a 22.5 k
internal pullup resistor. MISO can be configured as O/D by setting the
OPD bit in the SPICTL register.
Note:
Only one slave is allowed to transmit data at any given time.
To enable broadcast
transmission to multiple SPI-slaves, the processor's MISO pin may be disabled by
setting (=1) bit 5 (DMISO) of the SPICTL register.
Boot Configuration Select
. This pin is used to select the boot mode for the processor.
The BOOTCFG pins must be valid before reset is asserted. See
Table 5
for a description
of the boot modes.
SPICLK
I/O
(pu)
Three-state with
pullup enabled
SPIDS
I
Input only
MOSI
I/O (O/D)
(pu)
Three-state with
pullup enabled
MISO
I/O (O/D)
(pu)
Three-state with
pullup enabled
BOOTCFG1–0
I
Input only
Table 3. Pin Descriptions (Continued)
Pin
Type
State During &
After Reset
Function
相關(guān)PDF資料
PDF描述
ADSP-21363SBBC-ENG SHARC Processor
ADSP-21363SBBCZENG SHARC Processor
ADSP-21364 SHARC Processor
ADSP-21364SBBC-ENG SHARC Processor
ADSP-21364SBBCZENG SHARC Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21363BBC-1AA 功能描述:IC DSP 32BIT 333MHZ 136-CSPBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類(lèi)型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類(lèi)型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤(pán)
ADSP-21363BBCZ1AA 制造商:Analog Devices 功能描述:- Trays
ADSP-21363BBCZ-1AA 功能描述:IC DSP 32BIT 333MHZ 136CSPBGA RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類(lèi)型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類(lèi)型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤(pán) 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
adsp-21363bsqz-1aa 制造商:Analog Devices 功能描述:
ADSP-21363BSWZ-1AA 功能描述:IC DSP 32BIT 333MHZ EPAD 144LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類(lèi)型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類(lèi)型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤(pán) 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
主站蜘蛛池模板: 五家渠市| 双柏县| 衢州市| 阿拉善盟| 镇远县| 班戈县| 阿巴嘎旗| 塘沽区| 嘉兴市| 绥滨县| 巴里| 横峰县| 庐江县| 灵台县| 马山县| 绥化市| 唐山市| 禹州市| 昌黎县| 连城县| 石泉县| 稷山县| 乐至县| 抚顺县| 高青县| 鹤庆县| 城固县| 肃宁县| 淳安县| 靖安县| 江永县| 昆明市| 西贡区| 阳城县| 石家庄市| 恭城| 城市| 晴隆县| 万源市| 应城市| 宁城县|