- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374039 > ADUC824 (Analog Devices, Inc.) MicroConverter, Dual-Channel 16-/24-Bit ADCs with Embedded FLASH MCU PDF資料下載
參數(shù)資料
| 型號(hào)： | ADUC824 |
| 廠商： | Analog Devices, Inc. |
| 元件分類(lèi)： | 串行ADC |
| 英文描述： | MicroConverter, Dual-Channel 16-/24-Bit ADCs with Embedded FLASH MCU |
| 中文描述： | MicroConverter的，雙通道ADC的16-/24-Bit與嵌入式閃存MCU |
| 文件頁(yè)數(shù)： | 46/68頁(yè) |
| 文件大?。?/td> | 1060K |
| 代理商： | ADUC824 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)當(dāng)前第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
REV. B
ADuC824
–46–
WDCON
SFR Address
Power-On Default Value
Bit Addressable
Watchdog Timer Control Register
C0H
10H
Yes
3
E
R
P
2
E
R
P
1
E
R
P
0
E
R
P
R
I
D
W
S
D
W
E
D
W
R
W
D
W
Table XVII. WDCON SFR Bit Designations
Bit
Name
Description
7
6
5
4
PRE3
PRE2
PRE1
PRE0
Watchdog Timer Prescale Bits
The Watchdog timeout period is given by the equation: t
WD
= (2
PRE
×
(2
9
/f
PLL
))
(0
≤
PRE
≤
7; f
PLL
= 32.768 kHz)
PRE3
PRE2
PRE1
0
0
0
0
0
0
0
0
1
0
0
1
0
1
0
0
1
0
0
1
1
0
1
1
1
0
0
PRE3–0 > 1001
Watchdog Interrupt Response Enable Bit
If this bit is set by the user, the watchdog will generate an interrupt response instead of a system
reset when the watchdog timeout period has expired. This interrupt is not disabled by the CLR
EA instruction and it is also a fixed, high-priority interrupt. If the watchdog is not being used to
monitor the system, it can alternatively be used as a timer. The prescaler is used to set the timeout
period in which an interrupt will be generated. (See also Note 1, Table XXXIV in the Interrupt
System section.)
Watchdog Status Bit
Set
by the Watchdog Controller to indicate that a watchdog timeout has occurred.
Cleared
by writing a ‘0’ or by an external hardware reset. It is not cleared by a watchdog reset.
Watchdog Enable Bit
Set
by user to enable the watchdog and clear its counters. If this bit is not set by the user within
the watchdog timeout period, the watchdog will generate a reset or interrupt, depending on WDIR.
Cleared
under the following conditions, User writes ‘0,’ Watchdog Reset (WDIR = ‘0’); Hardware
Reset; PSM Interrupt.
Watchdog Write Enable Bit
To write data into the WDCON SFR involves a double instruction sequence. The WDWR bit must
be set and the very next instruction must be a write instruction to the WDCON SFR.
e.g.,
CLR
EA
;
disable interrupts while writing
to WDT
SETB
WDWR
;
allow write to WDCON
MOV
WDCON, #72h
;
enable WDT for 2.0s timeout
SET B
EA
;
enable interrupts again (if rqd)
PRE0Timout Period (ms) Action
0
15.6
1
31.2
0
62.5
1
125
0
250
1
500
0
1000
1
2000
0
0.0
Reset or Interrupt
Reset or Interrupt
Reset or Interrupt
Reset or Interrupt
Reset or Interrupt
Reset or Interrupt
Reset or Interrupt
Reset or Interrupt
Immediate Reset
Reserved
3
WDIR
2
WDS
1
WDE
0
WDWR
WATCHDOG TIMER
The purpose of the watchdog timer is to generate a device reset or
interrupt within a reasonable amount of time if the ADuC824
enters an erroneous state, possibly due to a programming error,
electrical noise, or RFI. The Watchdog function can be disabled by
clearing the WDE (Watchdog Enable) bit in the Watchdog Control
(WDCON) SFR. When enabled; the watchdog circuit will generate
a system reset or interrupt (WDS) if the user program fails to set
the watchdog (WDE) bit within a predetermined amount of time
(see PRE3–0 bits in WDCON). The watchdog timer itself is a
16-bit counter that is clocked at 32.768 kHz. The watchdog
time-out interval can be adjusted via the PRE3–0 bits in WDCON.
Full Control and Status of the watchdog timer function can be
controlled via the watchdog timer control SFR (WDCON). The
WDCON SFR can only be written by user software if the double
write sequence described in WDWR below is initiated on every
write access to the WDCON SFR.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADUC824BS | MicroConverter, Dual-Channel 16-/24-Bit ADCs with Embedded FLASH MCU |
| ADUC831 | LJT 6C 6#22D PIN RECP |
| ADUC831BCP | Circular Connector; No. of Contacts:6; Series:LJT07R; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:9; Circular Contact Gender:Socket; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:9-35 |
| ADUC831BS | MicroConverter, 12-Bit ADCs and DACs with Embedded 62 kBytes Flash MCU |
| ADUC836 | MicroConverter, Dual 16-Bit-ADCs with Embedded 62 kB Flash MCU |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC824BCP | 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 8KB Flash 3.3V/5V 56-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 8KB FLASH 12.58MHZ 3.3/5V 56LFCSP - Bulk |
| ADUC824BCP-REEL | 制造商:Analog Devices 功能描述:MCU 8-Bit ADuC8xx 8052 CISC 8KB Flash 3.3V/5V 56-Pin LFCSP EP T/R |
| ADUC824BCPZ | 功能描述:IC MCU 8K FLASH ADC/DAC 56LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB（4K x 8） 程序存儲(chǔ)器類(lèi)型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱(chēng):269-4116Z8F0413SH005EG-ND |
| ADUC824BS | 制造商:Analog Devices 功能描述:MCU 8-bit ADuC8xx 8052 CISC 8KB Flash 3.3V/5V 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 8KB FLASH 12.58MHZ 3.3/5V 52MQFP - Bulk 制造商:Analog Devices 功能描述:8BIT MCU +24BIT ADC LQFP52 824 |
| ADUC824BS-DEN | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。