- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374047 > ADV7344BSTZ (ANALOG DEVICES INC) Multiformat Video Encoder Six 14-Bit Noise Shaped Video DACs PDF資料下載
參數(shù)資料
| 型號： | ADV7344BSTZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | Multiformat Video Encoder Six 14-Bit Noise Shaped Video DACs |
| 中文描述： | SERIAL INPUT LOADING, 14-BIT DAC, PQFP64 |
| 封裝： | ROHS COMPLIANT, MS-026BCD, LQFP-64 |
| 文件頁數(shù)： | 27/88頁 |
| 文件大小： | 1078K |
| 代理商： | ADV7344BSTZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
ADV7344
REGISTER MAP ACCESS
A microprocessor can read from or write to all registers of the
ADV7344 via the MPU port, except for registers that are
specified as read-only or write-only registers.
The subaddress register determines which register the next
read or write operation accesses. All communication through
the MPU port starts with an access to the subaddress register.
A read/write operation is then performed from/to the target
address, which increments to the next address until the
transaction is complete.
Rev. 0 | Page 27 of 88
REGISTER PROGRAMMING
Table 14 to Table 28 describe the functionality of each register.
All registers can be read from as well as written to, unless
otherwise stated.
SUBADDRESS REGISTER (SR7 TO SR0)
The subaddress register is an 8-bit write-only register. After the
MPU port is accessed and a read/write operation is selected, the
subaddress is set up. The subaddress register determines to or
from which register the operation takes place.
Table 14. Register 0x00
SR7 to
SR0
Register
0x00
Power
Mode
Register
Bit Description
Sleep Mode. With this control enabled, the current consumption
is reduced to μA level. All DACs and the internal PLL circuit are
disabled. I
2
C registers can be read from and written to in sleep
mode.
Bit Number
5
4 3 2 1 0
Register
Setting
Sleep
mode off.
Sleep
mode on.
PLL on.
PLL off.
Reset
Value
0x12
7
6
0
1
0
1
PLL and Oversampling Control. This control allows the internal
PLL circuit to be powered down and the oversampling to be
switched off.
DAC 3: Power on/off.
0
1
0
1
0
1
0
1
0
1
0
1
DAC 3 off.
DAC 3 on.
DAC 2 off.
DAC 2 on.
DAC 1 off.
DAC 1 on.
DAC 6 off.
DAC 6 on.
DAC 5 off.
DAC 5 on.
DAC 4 off.
DAC 4 on.
DAC 2: Power on/off.
DAC 1: Power on/off.
DAC 6: Power on/off.
DAC 5: Power on/off.
DAC 4: Power on/off.
相關PDF資料 |
PDF描述 |
|---|---|
| ADV7390 | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7390BCPZ | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7390BCPZ-REEL | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7390EBZ | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7391 | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADV73505501 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73506801 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73625610 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73625613 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73625616 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購，3分鐘左右您將得到回復。