- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374047 > ADV7344BSTZ (ANALOG DEVICES INC) Multiformat Video Encoder Six 14-Bit Noise Shaped Video DACs PDF資料下載
參數(shù)資料
| 型號： | ADV7344BSTZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | Multiformat Video Encoder Six 14-Bit Noise Shaped Video DACs |
| 中文描述： | SERIAL INPUT LOADING, 14-BIT DAC, PQFP64 |
| 封裝： | ROHS COMPLIANT, MS-026BCD, LQFP-64 |
| 文件頁數(shù)： | 48/88頁 |
| 文件大小： | 1078K |
| 代理商： | ADV7344BSTZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
ADV7344
FEATURES
OUTPUT OVERSAMPLING
The ADV7344 includes two on-chip phase locked loops (PLLs)
that allow for oversampling of SD, ED, and HD video data.
Table 36 shows the various oversampling rates supported in the
ADV7344.
SD Only, ED Only, and HD Only Modes
PLL 1 is used in SD only, ED only, and HD only modes. PLL 2 is
unused in these modes. PLL 1 is disabled by default and can be
enabled using Subaddress 0x00, Bit 1 = 0.
SD and ED/HD Simultaneous Modes
Both PLL 1 and PLL 2 are used in simultaneous modes. The use
of two PLLs allows for independent oversampling of SD and
ED/HD video. PLL 1 is used to oversample SD video data, and
PLL 2 is used to oversample ED/HD video data. In simultaneous
modes, PLL 2 is always enabled. PLL 1 is disabled by default and
can be enabled using Subaddress 0x00, Bit 1 = 0.
ED/HD NONSTANDARD TIMING MODE
Subaddress 0x30, Bits[7:3] = 00001
For any ED/HD input data that does not conform to the
standards available in the ED/HD input mode table
(Subaddress 0x30, Bits[7:3]), the ED/HD nonstandard
timing mode can be used to interface to the ADV7344.
ED/HD nonstandard timing mode can be enabled by
setting Subaddress 0x30, Bits[7:3] to 00001.
Rev. 0 | Page 48 of 88
A clock signal must be provided on the CLKIN_A pin.
P_HSYNC and P_VSYNC must be toggled by the user to
generate the appropriate horizontal and vertical synchronization
pulses on the analog output from the encoder. Figure 59 illustrates
the various output levels that can be generated. Table 37 lists the
transitions required to generate these output levels.
Embedded EAV/SAV timing codes are not supported in
ED/HD nonstandard timing mode.
The user must ensure that appropriate pixel data is applied to
the encoder where the blanking level is expected at the output.
Macrovision and output oversampling are not available in
ED/HD nonstandard timing mode.
ACTIVE VIDEO
ANALOG
a
b
c
b
b
a = TRI-LEVEL SYNCHRONIZATION PULSE LEVEL.
c = SYNCHRONIZATION PULSE LEVEL.
BLANKING LEVEL
0
Figure 59. ED/HD Nonstandard Timing Mode Output Levels
Table 36. Output Oversampling Modes and Rates
Input Mode
Subaddress 0x01 [6:4]
000
SD only
000
SD only
001/010
ED only
001/010
ED only
001/010
HD only
001/010
HD only
011/100
SD and ED
011/100
SD and ED
011/100
SD and HD
011/100
SD and HD
111
ED only (at 54 MHz)
111
ED only (at 54 MHz)
PLL and Oversampling Control
Subaddress 0x00, Bit 1
1
0
1
0
1
0
1
0
1
0
1
0
Oversampling Mode and Rate
SD (2×)
SD (16×)
ED (1×)
ED (8×)
HD (1×)
HD (4×)
SD (2×) and ED (8×)
SD (16×) and ED (8×)
SD (2×) and HD (4×)
SD (16×) and HD (4×)
ED only (at 54 MHz) (1×)
ED only (at 54 MHz) (8×)
Table 37. ED/HD Nonstandard Timing Mode Synchronization Signal Generation
Output Level Transition
1
b
→
c
c
→
a
a
→
b
c
→
b
1
a = tri-level synchronization pulse level; b = blanking level/active video level; c = synchronization pulse level.
2
If P_VSYNC = 1, it should transition to 0. If P_VSYNC = 0, it should remain at 0. If tri-level synchronization pulse generation is not required, P_VSYNC should always be 0.
P_HSYNC
1
→
0
0
0
→
1
0
→
1
P_VSYNC
1
→
0 or 0
2
0
→
1
1
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7390 | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7390BCPZ | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7390BCPZ-REEL | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7390EBZ | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7391 | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV73505501 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73506801 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73625610 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73625613 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73625616 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購，3分鐘左右您將得到回復。