- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374047 > ADV7344BSTZ (ANALOG DEVICES INC) Multiformat Video Encoder Six 14-Bit Noise Shaped Video DACs PDF資料下載
參數(shù)資料
| 型號： | ADV7344BSTZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | Multiformat Video Encoder Six 14-Bit Noise Shaped Video DACs |
| 中文描述： | SERIAL INPUT LOADING, 14-BIT DAC, PQFP64 |
| 封裝： | ROHS COMPLIANT, MS-026BCD, LQFP-64 |
| 文件頁數(shù)： | 8/88頁 |
| 文件大小： | 1078K |
| 代理商： | ADV7344BSTZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
ADV7344
MPU PORT TIMING SPECIFICATIONS
V
DD
= 1.71 V to 1.89 V. PV
DD
= 1.71 V to 1.89 V. V
AA
= 2.6 V to 3.465 V. V
DD_IO
= 2.97 V to 3.63 V.
All specifications T
MIN
to T
MAX
(40°C to +85°C), unless otherwise noted.
Rev. 0 | Page 8 of 88
Table 8.
Parameter
MPU PORT, I
2
C MODE
1
SCL Frequency
SCL High Pulse Width, t
1
SCL Low Pulse Width, t
2
Hold Time (Start Condition), t
3
Setup Time (Start Condition), t
4
Data Setup Time, t
5
SDA, SCL Rise Time, t
6
SDA, SCL Fall Time, t
7
Setup Time (Stop Condition), t
8
MPU PORT, SPI MODE
1
SCLK Frequency
SPI_SS to SCLK Setup Time, t
1
SCLK High Pulse Width, t
2
SCLK Low Pulse Width, t
3
Data Access Time after SCLK Falling Edge, t
4
Data Setup Time prior to SCLK Rising Edge, t
5
Data Hold Time after SCLK Rising Edge, t
6
SPI_SS to SCLK Hold Time, t
7
SPI_SS to MISO High Impedance, t
8
1
Guaranteed by characterization.
POWER SPECIFICATIONS
Conditions
See Figure 19.
Min
0
0.6
1.3
0.6
0.6
100
0.6
0
20
50
50
20
0
0
Typ
Max
400
300
300
10
35
40
Unit
kHz
μs
μs
μs
μs
ns
ns
ns
μs
MHz
ns
ns
ns
ns
ns
ns
ns
ns
See Figure 20.
Table 9.
Parameter
NORMAL POWER MODE
1, 2
I
DD3
I
DD_IO
I
AA5
I
PLL
SLEEP MODE
I
DD
I
AA
I
DD_IO
I
PLL
1
R
SET1
= 510 Ω (DAC 1, DAC 2 and DAC 3 operating in full drive mode). R
SET2
= 4.12 kΩ (DAC 4, DAC 5, and DAC 6 operating in low drive mode).
2
75% color bar test pattern applied to pixel data pins.
3
I
DD
is the continuous current required to drive the digital core.
4
Applicable to both single data rate (SDR) and dual data rate (DDR) input modes.
5
I
AA
is the total current required to supply all DACs including the V
REF
circuitry.
Conditions
SD only (16× oversampling)
ED only (8× oversampling)
4
HD only (4× oversampling)
4
SD (16× oversampling) and ED (8× oversampling)
SD (16× oversampling) and HD (4× oversampling)
3 DACs enabled (ED/HD only)
6 DACs enabled (SD only and simultaneous modes )
SD only, ED only or HD only modes
Simultaneous modes
Min
Typ
90
65
91
95
122
1
124
140
5
10
5
0.3
0.2
0.1
Max
Unit
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
μA
μA
μA
μA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7390 | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7390BCPZ | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7390BCPZ-REEL | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7390EBZ | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7391 | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV73505501 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73506801 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73625610 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73625613 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73625616 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。