- 您現在的位置：買賣IC網 > PDF目錄374048 > ADV7393EBZ (Analog Devices, Inc.) Low Power, Chip Scale 10-Bit SD/HD Video Encoder PDF資料下載
參數資料
| 型號： | ADV7393EBZ |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| 中文描述： | 低功耗，芯片尺寸10位標清/高清視頻編碼器 |
| 文件頁數： | 52/96頁 |
| 文件大小： | 1209K |
| 代理商： | ADV7393EBZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁
ADV7390/ADV7391/ADV7392/ADV7393
SD HUE ADJUST CONTROL
Subaddress 0xA0
When enabled, the SD hue adjust control register
(Subaddress 0xA0) is used to adjust the hue on the SD
composite and chroma outputs. This feature can be
enabled using Subaddress 0x87, Bit 2.
Subaddress 0xA0 contains the bits required to vary the hue of
the video data, that is, the variance in phase of the subcarrier
during active video with respect to the phase of the subcarrier
during the color burst. The ADV739x provides a range of
±22.5° in increments of 0.17578125°. For normal operation
(zero adjustment), this register is set to 0x80. Values 0xFF and
0x00 represent the upper and lower limits, respectively, of the
attainable adjustment in NTSC mode. Values 0xFF and 0x01
represent the upper and lower limits, respectively, of the
attainable adjustment in PAL mode.
The hue adjust value is calculated using the following equation:
Hue Adjust
(°) = 0.17578125° (
HCR
d
128)
where =
HCR
d
hue adjust control register (decimal)
For example, to adjust the hue by +4°, write 0x97 to the hue
adjust control register:
Rev. 0 | Page 52 of 96
97
x
0
151
128
17578125
.
4
=
≈
+
d
where the sum is rounded to the nearest integer.
To adjust the hue by 4°, write 0x69 to the hue adjust control
register:
9
6
x
0
105
128
17578125
.
4
=
≈
+
d
where the sum is rounded to the nearest integer.
SD BRIGHTNESS DETECT
Subaddress 0xBA
The ADV739x allows monitoring of the brightness level of the
incoming video data. The SD brightness detect register
(Subaddress 0xBA) is a read-only register.
SD BRIGHTNESS CONTROL
Subaddress 0xA1, Bits[6:0]
When this feature is enabled, the SD brightness/WSS control
register (Subaddress 0xA1) is used to control brightness by
adding a programmable setup level onto the scaled Y data. This
feature can be enabled using Subaddress 0x87, Bit 3.
For NTSC with pedestal, the setup can vary from 0 IRE to 22.5 IRE.
For NTSC without pedestal (see Figure 70) and for PAL, the
setup can vary from 7.5 IRE to +15 IRE.
The SD brightness control register is an 8-bit register. The seven
LSBs of this 8-bit register are used to control the brightness
level, which can be a positive or negative value.
For example,
To add +20 IRE brightness level to an NTSC signal with
pedestal, write 0x28 to Subaddress 0xA1.
0 ×
(SD Brightness Value)
=
0 × (
IRE Value
× 2.015631) =
0 × (20 × 2.015631) = 0 × (40.31262) ≈ 0x28
To add –7 IRE brightness level to a PAL signal, write 0x72 to
Subaddress 0xA1.
0 × (
SD Brightness Value
) =
0 × (
IRE Value
× 2.075631) =
0 × (7 × 2.015631) = 0x(14.109417) ≈ 0001110b
0001110b into two’s complement = 1110010b = 0x72
Table 44. Sample Brightness Control Values
1
Setup Level
(NTSC) with
Pedestal
Pedestal
22.5 IRE
15 IRE
15 IRE
7.5 IRE
7.5 IRE
0 IRE
0 IRE
7.5 IRE
Setup Level
(NTSC) Without
Setup
Level
(PAL)
15 IRE
7.5 IRE
0 IRE
7.5 IRE
Brightness
Control Value
0x1E
0x0F
0x00
0x71
1
Values in the range of 0x3F to 0x44 can result in an invalid output signal.
SD INPUT STANDARD AUTO DETECTION
Subaddress 0x87, Bit 5
The ADV739x include an SD input standard auto detect feature
that can be enabled by setting Subaddress 0x87, Bit 5 to Bit 1.
When enabled, the ADV739x can automatically identify an
NTSC or PAL B/D/G/H/I input stream. The ADV739x
automatically updates the subcarrier frequency registers with
the appropriate value for the identified standard. The ADV739x
is also configured to correctly encode the identified standard.
The SD standard bits (Subaddress 0x80, Bits[1:0]) and the
subcarrier frequency registers are not updated to reflect the
identified standard. All registers retain their default or user-
defined values.
NTSC WITHOUT PEDESTAL
NO SETUP
VALUE ADDED
POSITIVE SETUP
VALUE ADDED
100 IRE
0 IRE
NEGATIVE SETUP
VALUE ADDED
–7.5 IRE
+7.5 IRE
0
Figure 70. Examples of Brightness Control Values
相關PDF資料 |
PDF描述 |
|---|---|
| ADV7400AKSTZ-80 | 10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer |
| ADV7400AKSTZ-801 | 10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer |
| ADV7400ABSTZ-1101 | 10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer |
| ADV7400AKSTZ-110 | 10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer |
| ADV7400AKSTZ-1101 | 10-Bit Intergrated Multiformat SDTV/HDTV Video Decoder and RGB Graphics Digitizer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADV7393WBCPZ | 制造商:Analog Devices 功能描述:LOW POWER, CHIP SCALE 10-BIT SD/HD VIDEO ENCODER - Trays |
| ADV7393WBCPZ-REEL | 制造商:Analog Devices 功能描述:LOW POWER, CHIP SCALE 10-BIT SD/HD VIDEO ENCODER - Tape and Reel |
| ADV73946603 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73946604 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73946902 | 制造商:LG Corporation 功能描述:Frame Assembly |
發布緊急采購，3分鐘左右您將得到回復。