- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367504 > LA6513A PDF資料下載
參數(shù)資料
| 型號： | LA6513A |
| 文件頁數(shù)： | 15/24頁 |
| 文件大小： | 332K |
| 代理商： | LA6513A |
LC6512A, LC6513A
No.2367–15/24
4-3. HOLD power-down mode setting
The HOLD mode permits the supply voltage to be lowered and also the power dissipation to be reduced after mode
setting. The HOLD mode can be used in the capacitor or battery-used backup operation during power failure.
A failure of the main power supply is detected and a standby request is made. This is hardware-controlled by the
external circuit.
The HOLD pin is software-polled or the same signal is applied to the INT pin to test the standby request by
interrupt. Then, the HALT instruction is executed and the HOLD mode is entered. (Note)
￡
After the HOLD mode is entered, power-down can be attained by lowering V
DD
.
￠
After V
DD
returns to the prescribed voltage, the HOLD pin is set to H-Level and the normal operation returns.
(Note) The HOLD pin input signal is transferred to pseudo input port PO 0 (DPL = 0EH, 2
0
bit). Therefore, when
polling the HOLD pin, the BP0 or BNP0 instruction is used at DPL = 0EH. (The IP instruction cannot be
used.)
When the BP0 instruction is used for testing, a branch occurs when the input voltage is at high level in the
same manner as for normal input ports.
4-4. HALT mode release
Release by reset
When L-Level is applied to the RES pin, the HALT mode is released and the system reset state is entered.
When the RES pin is set to H-Level again, the normal operation starts. Since the ceremic resonator mode is used for
system clock generation, the release by reset must be performed.
–Notes–
Since the ceramic resonator mode is used for system clock generation, L-Level must be applied to the RES pin for 5
to 10 ms (oscillation stabilizing time).
Mode change from HALT mode to HOLD Mode
The HALT mode is entered with the execution of the HALT instruction when the HOLD pin is at H-Level.
The HALT mode is changed to the HOLD mode automatically by setting the HOLD pin to L-Level.
Fig. 4-1 HOLD mode and power-down
Fig. 4-2 Mode change from HALT modeto HOLD mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LA6521 | Analog IC |
| LA6522 | Monolithic Linear IC Power Op Amp |
| LA6525 | |
| LA6548D | |
| LA6552 | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LA6515 | 制造商:Panasonic Industrial Company 功能描述:IC |
| LA6515-E | 制造商:Sony Semiconductor Solutions Division 功能描述: |
| LA6516 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Two-Output Power Amplifier |
| LA6517 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:2-Output Power Operational Amplifier |
| LA6517/M | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2-Output Power Operational Amplifier |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。