
LC6512A, LC6513A
No.2367–4/24
Continued from preceding page.
Function
Input
Input/Output
Input port B0 to B3 (Normal voltage)
Capable of 4-bit input and single-bit decision for branch
PC0-3
PE0-3
PD0-3
Pin Name
Input/Output
PB0-3
Output
Output
Input/Output
Input
Input
Output
Output
PF0-3
Output
Output
Output port I0, I1 (Digit driver output)
Capable of 2-bit output and single-bit set/reset
Capable of 2-bit input of output latch contents and single-bit decision of output latch for branch
A ceramic resonator is connected to this pin and pin OSC2 in the internal clock mode.
Output port H0 to H3 (Segment driver output)
Capable of 4-bit output and single-bit set/reset
Capable of 4-bit input of output latch contents and single-bit decision of output latch for branch
Output port G0 to G3 (Segment driver output)
Capable of 4-bit output and single-bit set/reset
Capable of 4-bit input of output latch contents and single-bit decision of output latch for branch
Connected to 0V power supply
Power supply pin
Normally connected to +5V
Pin for externally connecting a resonance circuit for the internal clock mode
Input/output common port C0 to C3 (Normal voltage)
Capable of 4-bit input and single-bit decision for branch during input
Capable of 4-bit output and single-bit set/reset during output
Input/output common port D0 to D3 (Normal voltage)
Capable of 4-bit input and single-bit decision for branch during input
Capable of 4-bit output and single-bit set/reset during output
Output port F0 to F3 (Digit driver output)
Capable of 4-bit output and single-bit set/reset
Capable of 4-bit input of output latch contents and single-bit decision of output latch for branch
Output port E0 to E3 (Digit driver output)
Capable of 4-bit output and single-bit set/reset
Capable of 4-bit input of output latch contents and single-bit decision of output latch for branch
0SC2
PG0-3
0SC1
IC test pin
Normally connected to VSS(0V)
PH0-3
Pl0, 1
Input
VDD
TEST
VSS
r
m
a
P
l
b
m
y
S
s
n
o
n
o
C
s
g
n
R
t
U
e
g
a
v
y
p
e
u
s
g
m
u
a
v
m
i
a
t
p
M
n
VD
x
a
m
0
+
)
e
N
3
+
3
+
0
+
o
o
5
1
–
o
0
1
–
o
0
o
(
3
–
3
+
o
o
5
0
–
V
V
V
V
VN
I
U
O
V
O
I
O
I
O
I
O
I
O
m
d
P
m
d
P
T
T
1
C
S
O
n
a
h
2
r
C
S
I
H
,
c
a
E
a
E
a
E
:
H
s
p
f
+
o
0
+
o
0
3
–
h
O
G
:
s
D
n
C
E
C
E
G
s
3
–
=
t
p
s
P
s
P
s
P
s
P
s
P
l
a
T
a
T
n
V
–
o
3
–
D
D
3
4
–
e
g
a
v
t
p
O
V
)
T
)
T
U
)
)
)
)
)
a
)
a
r
o
g
,
V
V
D
D
D
D
,
D
,
:
,
VD
t
e
c
t
p
o
k
a
e
P
n
n
h
n
h
C
°
C
0
°
C
h
c
c
A
A
A
A
W
W
m
m
m
m
m
m
C
C
0
0
6
0
0
0
5
I
o
t
(
D
(
n
=
1
5
0
7
2
+
3
6
+
1
9
–
n
o
p
s
r
w
o
p
e
a
w
o
0
7
7
)
g
a
k
c
a
p
)
P
I
e
p
e
p
m
e
m
g
e
n
p
a
S
(Note1) For pin OSCl, up to oscillation amplitude generated when internally oscillated under the recommended
oscillation conditions in Fig. 2 is allowable.
[Note] When mounting the QIP package version on the board, do not dip it in solder.
O
o
0
o
5
3
–
5
e
g
+
–
Specifications
Absolute Maximum Ratings
at Ta = 25C, V
SS
=0V