- 您現在的位置：買賣IC網 > PDF目錄382345 > MPC9350 (Motorola, Inc.) LOW VOLTAGE PLL CLOCK DRIVER PDF資料下載
參數資料
| 型號： | MPC9350 |
| 廠商： | Motorola, Inc. |
| 英文描述： | LOW VOLTAGE PLL CLOCK DRIVER |
| 中文描述： | 低壓PLL時鐘驅動器 |
| 文件頁數： | 3/12頁 |
| 文件大小： | 282K |
| 代理商： | MPC9350 |
MPC9350
TIMING SOLUTIONS
MOTOROLA
PIN CONFIGURATION
Pin
I/O
Type
Function
XTAL1, XTAL2
Input
Analog
Crystal oscillator terminals
TCLK
Input
LVCMOS
Single ended reference clock signal or test clock
FBSEL
Input
LVCMOS
Selects feedback divider ratio
REF_SEL
Input
LVCMOS
Selects input reference source
FSELA
Input
LVCMOS
Output A divider selection
FSELB
Input
LVCMOS
Output B divider selection
FSELC
Input
LVCMOS
Outputs C divider selection
FSELD
Input
LVCMOS
Outputs D divider selection
OE
Input
LVCMOS
Output enable/disable
QA
Output
LVCMOS
Bank A clock output
QB
Output
LVCMOS
Bank B clock output
QC0, QC1
Output
LVCMOS
Bank C clock outputs
QD0 - QD4
Output
LVCMOS
Bank D clock outputs
GND
Supply
Ground
Negative power supply
VCCA
Supply
VCC
Positive power supply for the PLL
VCC
Supply
VCC
Positive power supply for I/O and core
FUNCTION TABLE
Control
Default
0
1
REF_SEL
0
Selects XTAL
Selects TCLK
PLL_EN
1
Test mode with PLL disabled. The input clock is
directly routed to the output dividers
PLL enabled. The VCO output is routed to the
output dividers
FBSEL
0
Selects feedback divider
÷
32
VCO = 32 * Input reference clock
Selects feedback divider
÷
16
VCO = 16 * Input reference clock
OE
0
Outputs enabled
Outputs disabled
FSELA
0
QA = VCO
÷
2
QB = VCO
÷
4
QC = VCO
÷
4
QD = VCO
÷
4
QA = VCO
÷
4
QB = VCO
÷
8
QC = VCO
÷
8
QD = VCO
÷
8
FSELB
0
FSELC
0
FSELD
0
ABSOLUTE MAXIMUM RATINGSa
Symbol
Characteristics
Min
Max
Unit
Condition
VCC
VIN
VOUT
IIN
IOUT
TS
a. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions
or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions s not
implied.
Supply Voltage
-0.3
4.6
V
DC Input Voltage
-0.3
VCC+0.3
VCC+0.3
±
20
±
50
V
DC Output Voltage
-0.3
V
DC Input Current
mA
DC Output Current
mA
Storage temperature
-40
125
°
C
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| MPC9350D | LOW VOLTAGE PLL CLOCK DRIVER |
| MPC9446 | 2.5V and 3.3V LVCMOS Clock Fanout Buffer |
| MPC9448 | 3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer |
| MPC9448D | 3.3V/2.5V LVCMOS 1:12 Clock Fanout Buffer |
| MPC9600 | LOW VOLTAGE 2.5 V AND 3.3 V CMOS PLL CLOCK DRIVER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MPC9350AC | 功能描述:時鐘驅動器及分配 2.5 3.3V 200MHz Clock Generator RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| MPC9350ACR2 | 功能描述:時鐘發生器及支持產品 FSL 1-9 LVCMOS PLL Clock Generator RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC9350D | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC9350FA | 功能描述:時鐘驅動器及分配 2.5 3.3V 200MHz Clock Generator RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| MPC9350FAR2 | 制造商:Integrated Device Technology Inc 功能描述:PLL Clock Driver Single 32-Pin LQFP T/R |
發布緊急采購，3分鐘左右您將得到回復。