- 您現在的位置：買賣IC網 > PDF目錄382356 > N643GT5KI (Advanced Micro Devices, Inc.) 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory PDF資料下載
參數資料
| 型號： | N643GT5KI |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory |
| 中文描述： | 64兆位（4個M x 16位）的CMOS 1.8伏，只有同時讀/寫，突發模式閃存 |
| 文件頁數： | 11/49頁 |
| 文件大小： | 382K |
| 代理商： | N643GT5KI |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
May 8, 2006 25692A2
Am29BDS643G
9
D A T A S H E E T
DEVICE BUS OPERATIONS
This section describes the requirements and use of the
device bus operations, which are initiated through the
internal command register. The command register it-
self does not occupy any addressable memory loca-
tion. The register is composed of latches that store the
commands, along with the address and data informa-
tion needed to execute the command. The contents of
the register serve as inputs to the internal state ma-
chine. The state machine outputs dictate the function of
the device. Table 1 lists the device bus operations, the
inputs and control levels they require, and the resulting
output. The following subsections describe each of
these operations in further detail.
Table 1.
Device Bus Operations
Legend:
L = Logic 0, H = Logic 1, X = Don’t Care.
Requirements for Asynchronous
Read Operation (Non-Burst)
To read data from the memory array, the system must
assert a valid address on A/DQ0–A/DQ15 and
A16–A21, while AVD# and CE# are at V
IL
. WE#
should remain at V
IH
. Note that CLK must not be
switching during asynchronous read operations. The
rising edge of AVD# latches the address, after which
the system can drive OE# to V
IL
. The data will appear
on A/DQ0–A/DQ15. (See Figure 11.) Since the mem-
ory array is divided into four banks, each bank remains
enabled for read access until the command register
contents are altered.
Address access time (t
ACC
) is equal to the delay from
stable addresses to valid output data. The chip enable
access time (t
CE
) is the delay from the stable
addresses and stable CE# to valid data at the outputs.
The output enable access time (t
OE
) is the delay from
the falling edge of OE# to valid data at the output.
The internal state machine is set for reading array data
upon device power-up, or after a hardware reset. This
ensures that no spurious alteration of the memory
content occurs during the power transition.
Requirements for Synchronous (Burst)
Read Operation
The device is capable of four different burst read modes
(see Table 8): continuous burst read; and 8-, 16-, and
32-word linear burst reads with wrap around capability.
Continuous Burst
When the device first powers up, it is enabled for asyn-
chronous read operation. The device will automatically
be enabled for burst mode on the first rising edge on
the CLK input, while AVD# is held low for one clock
cycle. Prior to activating the clock signal, the system
should determine how many wait states are desired for
the initial word (t
IACC
) of each burst session. The
system would then write the Set Configuration Register
command sequence. The system may optionally acti-
vate the PS mode (see “Power Saving Function”) by
writing the Enable PS Mode command sequence at
this time, but note that the PS mode can only be dis-
abled by a hardware reset. (See “Command Defini-
Operation
CE#
OE#
WE#
A16–21
A/DQ0–15
RESET#
CLK
AVD#
Asynchronous Read
L
L
H
Addr In
I/O
H
H/L
Write
L
H
L
Addr In
I/O
H
H/L
Standby (CE#)
H
X
X
X
HIGH Z
H
H/L
X
Hardware Reset
X
X
X
X
HIGH Z
L
X
X
Burst Read Operations
Load Starting Burst Address
L
H
H
Addr In
Addr In
H
Advance Burst to next address with appropriate
Data presented on the Data Bus
L
L
H
X
Burst
Data Out
H
H
Terminate current Burst read cycle
H
X
H
X
HIGH Z
H
X
Terminate current Burst read cycle via RESET#
X
X
H
X
HIGH Z
L
X
X
Terminate current Burst read cycle and start
new Burst read cycle
L
H
H
X
I/O
H
相關PDF資料 |
PDF描述 |
|---|---|
| N643GT7GI | 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory |
| N643GT7MI | 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory |
| N80186 | High Integration 16-Bit Microprocessor iAPX86 Family |
| N80186-10 | High Integration 16-Bit Microprocessor iAPX86 Family |
| N80186-10B | High Integration 16-Bit Microprocessor iAPX86 Family |
相關代理商/技術參數 |
參數描述 |
|---|---|
| N643GT7GI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory |
| N643GT7MI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory |
| N6455A | 制造商:Agilent Technologies 功能描述:HARD COPY MANUAL, 4000X-SERIES OSCILLOSCOPE; Plug Type:-; Accessory Type:Hard Copy Manual; For Use With:InfiniiVision 4000 X-Series Oscilloscopes ;RoHS Compliant: NA |
| N6456A | 制造商:AGILENT TECHNOLOGIES, INC. 功能描述:Rackmount Kit for 2000 and 3000X Series Oscilloscopes 制造商:Agilent Technologies 功能描述:Bulk 制造商:Agilent Technologies 功能描述:OPTION RACK MOUNT KIT FOR X-SERIES 制造商:Agilent Technologies 功能描述:RACK MOUNT KIT; Accessory Type:Rackmount Kit; For Use With:Agilent InfiniiVision 2000X / 3000X Series Oscilloscopes ;RoHS Compliant: NA 制造商:Agilent Technologies 功能描述:Rack mount kit |
| N6457A | 制造商:AGILENT TECHNOLOGIES, INC. 功能描述:Soft Carrying Case and Front Panel Cover for 2000 and 3000X Series Scopes 制造商:Agilent Technologies 功能描述:Bulk 制造商:Agilent Technologies 功能描述:ACCESSORY SOFT CASE AND FRONT PANEL 制造商:Agilent Technologies 功能描述:ACCESSORY, SOFT CASE AND FRONT PANEL 制造商:Agilent Technologies 功能描述:SOFT CARRYING CASE AND FRONT PANEL COVER; Accessory Type:Case and Front Panel Cover; For Use With:Agilent InfiniiVision 2000X / 3000X Series Oscilloscopes ;RoHS Compliant: NA 制造商:Agilent Technologies 功能描述:Soft Carrying Case |
發布緊急采購，3分鐘左右您將得到回復。