欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: N643GT5KI
廠商: Advanced Micro Devices, Inc.
英文描述: 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
中文描述: 64兆位(4個M x 16位)的CMOS 1.8伏,只有同時讀/寫,突發模式閃存
文件頁數: 14/49頁
文件大小: 382K
代理商: N643GT5KI
12
Am29BDS643G
25692A2 May 8, 2006
D A T A S H E E T
read access when the device is in either of these
standby modes, before it is ready to read data.
If the device is deselected during erasure or program-
ming, the device draws active current until the
operation is completed.
I
CC3
in the DC Characteristics table represents the
standby current specification.
Automatic Sleep Mode
The automatic sleep mode minimizes Flash device en-
ergy consumption. The device automatically enters
this mode when addresses remain stable for t
ACC
+
60 ns. The automatic sleep mode is independent of
the CE#, WE#, and OE# control signals. Standard ad-
dress access timings provide new data when
addresses are changed. While in sleep mode, output
data is latched and always available to the system.
I
CC4
in the DC Characteristics table represents the
automatic sleep mode current specification.
RESET#: Hardware Reset Input
The RESET# input provides a hardware method of re-
setting the device to reading array data. When
RESET# is driven low for at least a period of t
RP
, the
device immediately terminates any operation in
progress, tristates all outputs, and ignores all
read/write commands for the duration of the RESET#
pulse. The device also resets the internal state ma-
chine to reading array data. The operation that was
interrupted should be reinitiated once the device is
ready to accept another command sequence, to en-
sure data integrity.
Current is reduced for the duration of the RESET#
pulse. When RESET# is held at V
SS
±0.2 V, the device
draws CMOS standby current (I
CC4
). If RESET# is
held at V
IL
but not within V
SS
±0.2 V, the standby cur-
rent will be greater.
RESET# may be tied to the system reset circuitry. A
system reset would thus also reset the Flash memory,
enabling the system to read the boot-up firmware from
the Flash memory.
If RESET# is asserted during a program or erase op-
eration, the device requires a time of t
READY
(during
Embedded Algorithms) before the device is ready to
read data again. If RESET# is asserted when a pro-
gram or erase operation is not executing, the reset
operation is completed within a time of t
READY
(not
during Embedded Algorithms). The system can read
data t
RH
after RESET# returns to V
IH
.
Refer to the AC Characteristics tables for RESET# pa-
rameters and to Figure 12 for the timing diagram.
Output Disable Mode
When the OE# input is at V
IH
, output from the device is
disabled. The outputs are placed in the high
impedance state.
Hardware Data Protection
The command sequence requirement of unlock cycles
for programming or erasing provides data protection
against inadvertent writes (refer to Table 10 for com-
mand definitions).
The device offers three types of data protection at the
sector level:
The sector lock/unlock command sequence dis-
ables or re-enables both program and erase opera-
tions in any sector.
When WP# is at V
IL
,
the two outermost sectors are
locked.
When V
PP
is at V
IL
, all sectors are locked.
The following hardware data protection measures pre-
vent accidental erasure or programming, which might
otherwise be caused by spurious system level signals
during V
CC
power-up and power-down transitions, or
from system noise.
Low V
CC
Write Inhibit
When V
CC
is less than V
LKO
, the device does not ac-
cept any write cycles. This protects data during V
CC
power-up and power-down. The command register
and all internal program/erase circuits are disabled,
and the device resets to reading array data. Subse-
quent writes are ignored until V
CC
is greater than
V
LKO
. The system must provide the proper signals to
the control inputs to prevent unintentional writes when
V
CC
is greater than V
LKO
.
Write Pulse “Glitch” Protection
Noise pulses of less than 5 ns (typical) on OE#, CE#
or WE# do not initiate a write cycle.
Logical Inhibit
Write cycles are inhibited by holding any one of OE# =
V
IL
, CE# = V
IH
or WE# = V
IH
. To initiate a write cycle,
CE# and WE# must be a logical zero while OE# is a
logical one.
相關PDF資料
PDF描述
N643GT7GI 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
N643GT7MI 64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
N80186 High Integration 16-Bit Microprocessor iAPX86 Family
N80186-10 High Integration 16-Bit Microprocessor iAPX86 Family
N80186-10B High Integration 16-Bit Microprocessor iAPX86 Family
相關代理商/技術參數
參數描述
N643GT7GI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
N643GT7MI 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:64 Megabit (4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
N6455A 制造商:Agilent Technologies 功能描述:HARD COPY MANUAL, 4000X-SERIES OSCILLOSCOPE; Plug Type:-; Accessory Type:Hard Copy Manual; For Use With:InfiniiVision 4000 X-Series Oscilloscopes ;RoHS Compliant: NA
N6456A 制造商:AGILENT TECHNOLOGIES, INC. 功能描述:Rackmount Kit for 2000 and 3000X Series Oscilloscopes 制造商:Agilent Technologies 功能描述:Bulk 制造商:Agilent Technologies 功能描述:OPTION RACK MOUNT KIT FOR X-SERIES 制造商:Agilent Technologies 功能描述:RACK MOUNT KIT; Accessory Type:Rackmount Kit; For Use With:Agilent InfiniiVision 2000X / 3000X Series Oscilloscopes ;RoHS Compliant: NA 制造商:Agilent Technologies 功能描述:Rack mount kit
N6457A 制造商:AGILENT TECHNOLOGIES, INC. 功能描述:Soft Carrying Case and Front Panel Cover for 2000 and 3000X Series Scopes 制造商:Agilent Technologies 功能描述:Bulk 制造商:Agilent Technologies 功能描述:ACCESSORY SOFT CASE AND FRONT PANEL 制造商:Agilent Technologies 功能描述:ACCESSORY, SOFT CASE AND FRONT PANEL 制造商:Agilent Technologies 功能描述:SOFT CARRYING CASE AND FRONT PANEL COVER; Accessory Type:Case and Front Panel Cover; For Use With:Agilent InfiniiVision 2000X / 3000X Series Oscilloscopes ;RoHS Compliant: NA 制造商:Agilent Technologies 功能描述:Soft Carrying Case
主站蜘蛛池模板: 广灵县| 铜梁县| 内乡县| 普宁市| 许昌县| 慈利县| 温泉县| 沾化县| 郸城县| 巴林右旗| 左贡县| 泽库县| 汤阴县| 皮山县| 古蔺县| 昌都县| 长寿区| 平和县| 临澧县| 京山县| 关岭| 新密市| 鄂尔多斯市| 兴义市| 临安市| 淮安市| 河曲县| 九龙县| 正蓝旗| 福建省| 蓝山县| 长泰县| 扎鲁特旗| 和林格尔县| 新津县| 凌源市| 星子县| 奉贤区| 兴仁县| 呼玛县| 定边县|