- 您現在的位置：買賣IC網 > PDF目錄361234 > Q67100-Q2126 (SIEMENS AG) 1M x 4-Bit Dynamic RAM PDF資料下載
參數資料
| 型號： | Q67100-Q2126 |
| 廠商： | SIEMENS AG |
| 英文描述： | 1M x 4-Bit Dynamic RAM |
| 中文描述： | 100萬× 4位動態隨機存儲器 |
| 文件頁數： | 16/53頁 |
| 文件大小： | 418K |
| 代理商： | Q67100-Q2126 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
HYB 39S64400/800/160BT(L)
64-MBit Synchronous DRAM
Data Book
16
12.99
Operating Currents
T
A
= 0 to 70
°
C,
V
DD
= 3.3 V
±
0.3 V
(Recommended Operating Conditions unless otherwise noted)
Notes
3. These parameters depend on the cycle rate and these values are measured at 133 MHz for -7.5,
and at 100 MHz for -8 components. Input signals are changed once during
t
CK
, excepts for
I
CC6
and for standby currents when
t
CK
= infinity.
4. These parameters are measured with continuous data stream during read access and all DQ
toggling. CL = 3 and BL = 4 is assumed and the
V
DDQ
current is excluded.
Parameter & Test Condition
Symb. -7.5 -8
Unit
Note
max.
Operating Current
t
RC
=
t
RC(MIN.)
,
t
CK
=
t
CK(MIN.)
Outputs open, Burst Length = 4, CL=3
All banks operated in random access,
all banks operated in ping-pong
manner to maximize gapless data
access
–
I
CC1
x4
x8
x16
110
120
140
100
110
130
mA
mA
mA
3
Precharge Standby Current
in Power Down Mode
CS =
V
IH (MIN.)
, CKE
≤
V
IL(MAX.)
Precharge Standby Current
in Non-Power Down Mode
CS =
V
IH (MIN.)
, CKE
≥
V
IH(MIN.)
No Operating Current
t
CK
= min., CS =
V
IH (MIN.)
,
active state (max. 4 banks)
t
CK
= min
t
CK
= infinity
I
CC2P
I
CC2PS
2
2
mA
3
1
1
mA
3
t
CK
= min
t
CK
= infinity
I
CC2N
I
CC2NS
40
35
mA
3
5
5
mA
3
CKE
≥
V
IH(MIN.)
CKE
≤
V
IL(MAX.)
I
CC3N
I
CC3P
50
45
mA
3
8
8
mA
3
Burst Operating Current
t
CK
= min
Read command cycling
–
I
CC4
x4
x8
x16
70
80
110
60
70
100
mA
mA
mA
3, 4
Auto Refresh Current
t
CK
= min
Auto Refresh command cycling
–
I
CC5
140 130 mA
3
Self Refresh Current
Self Refresh Mode
CKE = 0.2 V
standard
version
I
CC6
1
1
mA
3
L-version
400 400
μ
A
3
相關PDF資料 |
PDF描述 |
|---|---|
| Q67100-Q2148 | 3.3V 256 K x 16-Bit EDO-DRAM 3.3V 256 K x 16-Bit EDO-DRAM Low power version with Self Refresh |
| Q67100-Q2246 | 3.3V 16M x 64-Bit EDO-DRAM Module 3.3V 16M x 72-Bit EDO-DRAM Module |
| Q67100-Q2330 | 8M x 32-Bit EDO-DRAM Module |
| Q67100-Q2366 | 4M x 36-Bit EDO - DRAM Module |
| Q67100-Q2367 | 4M x 36-Bit EDO - DRAM Module |
相關代理商/技術參數 |
參數描述 |
|---|---|
| Q67100-Q2148 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3.3V 256 K x 16-Bit EDO-DRAM 3.3V 256 K x 16-Bit EDO-DRAM Low power version with Self Refresh |
| Q67100-Q2149 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3.3V 256 K x 16-Bit EDO-DRAM 3.3V 256 K x 16-Bit EDO-DRAM Low power version with Self Refresh |
| Q67100-Q2156 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:4M x 32-Bit EDO-DRAM Module |
| Q67100-Q2157 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:4M x 32-Bit EDO-DRAM Module |
| Q67100-Q2176 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3.3V 1M x 64-Bit EDO-DRAM Module 3.3V 1M x 72-Bit EDO-DRAM Module |
發布緊急采購，3分鐘左右您將得到回復。