
TFP9431
PanelBus
DVI RECEIVER WITH TRIPLE DAC
SLDS122A – MARCH 2000 – REVISED JUNE 2000
14
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
detailed description (continued)
TFP9431 incorporates HSYNC jitter immunity
Several DVI transmitters available in the market introduce jitter on the transmitted HSYNC and VSYNC signals
during the TMDS encryption process. The HSYNC signal can shift by one pixel position (one clock) from nominal
in either direction, resulting in up to two cycles of HSYNC shift. This jitter carries through to the DVI receiver,
and if the position of HSYNC shifts continuously, the receiver can lose track of the input timing and pixel noise
will occur on the display. This jitter problem has been shown to be extremely visible on 1280 x 1024 at 85 Hz
CRT monitors and other DVI displays. For this reason, a DVI compliant receiver with HSYNC jitter immunity
should be used in all displays that could be connected to host PCs with transmitters that have this HSYNC jitter
problem.
The TFP9431 integrates HSYNC regeneration circuitry that provides a seamless interface to these
noncompliant transmitters. The position of the data enable (DE) signal is always fixed in relation to data,
irrespective of the location of HSYNC. The TFP9431 receiver uses the DE and clock signals recreate stable
vertical and horizontal sync signals. The circuit filters the HSYNC output of the receiver, and HSYNC is shifted
to the nearest eighth bit boundary, producing a stable output with respect to data, as shown in Figure 16. This
will ensure accurate data synchronization at the input of the display timing controller.
This HSYNC regeneration circuit is transparent to the monitor and need not be removed even if the transmitted
HSYNC is stable. For example, the PanelBus
line of DVI 1.0 compliant transmitters, such as the TFP6422
and TFP420, do not have the HSYNC jitter problem. The TFP9431 will operate correctly with either compliant
or noncompliant transmitters.
HSYNC Shift by
± 1 Clock
ODCK
HSYNC IN
DE
HSYNC OUT
Figure 16. HSYNC Regeneration Timing Diagram