- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98255 > TLV320DAC32IRHBT (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PQCC32 PDF資料下載
參數(shù)資料
| 型號： | TLV320DAC32IRHBT |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PQCC32 |
| 封裝： | 5 X 5 MM, GREEN, PLASTIC, QFN-32 |
| 文件頁數(shù)： | 19/69頁 |
| 文件大?。?/td> | 1242K |
| 代理商： | TLV320DAC32IRHBT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
2/Q
PLL_CLKIN
DAC
DAC_CLKIN
PLL_OUT
K = J.D
J = 1,2,3,. . . , 62,63
D= 0000,0001, . . . ,9998,9999
R= 1,2,3,4, . . . ,15,16
P= 1,2, . . . . ,7,8
MCLK
BCLK
CLKDIV_IN
PLL_IN
WCLK= Fsref/ Ndac
DAC_FS
Ndac=1,1.5,2, . . ., 5.5,6
DAC DRA => Ndac = 0.5
DAC_CLK = 256*Fsref
CLKDIV_OUT
1/8
PLLDIV_OUT
CLKDIV_CLKIN
Q = 3,3, . . . . ,16,17
K*R/P
SLAS506B – NOVEMBER 2006 – REVISED DECEMBER 2008........................................................................................................................................ www.ti.com
Figure 31. Audio Clock Generation Processing
The TLV320DAC32 can accept an MCLK input from 2-MHz to 50-MHz, which can then be passed through either
a programmable divider or a PLL, to get the proper internal audio master clock needed by the part. Alternatively,
the BCLK input can also be used to generate the internal audio master clock.
A primary concern is proper operation of the dac at various sample rates with the limited MCLK frequencies
available in the application system. This device includes a highly programmable PLL to accommodate such
situations easily. The integrated PLL can generate audio clocks from a wide variety of possible MCLK inputs,
with particular focus paid to the standard MCLK rates already widely used.
When the PLL is disabled,
Where Q = 2, 3, …, 17
CLKDIV_IN can be MCLK or BCLK, selected by register 102, bits D7-D6.
NOTE – when NDAC = 1.5, 2.5, 3.5, 4.5, or 5.5, odd values of Q are not allowed. In this mode, MCLK can be as
high as 50 MHz, and Fsref should fall within 39 kHz to 53 kHz.
When the PLL is enabled,
Fsref = (PLLCLK_IN
K
R) / (2048
P), where
P = 1, 2, 3,…, 8
R = 1, 2, …, 16
K = J.D
26
Copyright 2006–2008, Texas Instruments Incorporated
Product Folder Link(s): TLV320DAC32
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV320DAC32IRHBRG4 | SERIAL INPUT LOADING, DAC WITH PROGRAMMABLE PLL, PQCC32 |
| TLV431AIDBV | 1-OUTPUT TWO TERM VOLTAGE REFERENCE, 1.24 V, PDSO5 |
| TLV431ALPRE | 1-OUTPUT TWO TERM VOLTAGE REFERENCE, PBCY3 |
| TLV431ALP | 1-OUTPUT TWO TERM VOLTAGE REFERENCE, PBCY3 |
| TLV431ALPRF | 1-OUTPUT TWO TERM VOLTAGE REFERENCE, PBCY3 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV320DAC32IRHBTG4 | 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC Low Power Stereo DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel |
| TLV320DAC33NIZQC | 制造商:Texas Instruments 功能描述: |
| TLV320DAC33NIZQCR | 制造商:Texas Instruments 功能描述: |
| TLV320VD30 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:VDSL CODEC |
| TLV320VD30PN | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。