欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TMX320C6413ZTS500
廠商: Texas Instruments, Inc.
元件分類: 數字信號處理
英文描述: Fixed-Point Digital Signal Processors
中文描述: 定點數字信號處理器
文件頁數: 100/140頁
文件大小: 1958K
代理商: TMX320C6413ZTS500
Programmable Synchronous Interface Timing
100
April 2004
Revised May 2005
SPRS247E
7.3
Programmable Synchronous Interface Timing
Table 7
10. Timing Requirements for Programmable Synchronous Interface Cycles for EMIFA Module
(see Figure 7
9)
NO.
400
500
UNIT
MIN
3.1
1.5
MAX
6
7
t
su(EDV-EKOxH)
t
h(EKOxH-EDV)
Setup time, read AEDx valid before AECLKOUTx high
Hold time, read AEDx valid after AECLKOUTx high
ns
ns
Table 7
11. Switching Characteristics Over Recommended Operating Conditions for Programmable
Synchronous Interface Cycles for EMIFA Module
(see Figure 7
9
Figure 7
11)
NO.
PARAMETER
400
500
UNIT
MIN
1.3
MAX
6.4
6.4
1
2
3
4
5
8
9
10
11
12
t
d(EKOxH-CEV)
t
d(EKOxH-BEV)
t
d(EKOxH-BEIV)
t
d(EKOxH-EAV)
t
d(EKOxH-EAIV)
t
d(EKOxH-ADSV)
t
d(EKOxH-OEV)
t
d(EKOxH-EDV)
t
d(EKOxH-EDIV)
t
d(EKOxH-WEV)
Delay time, AECLKOUTx high to ACEx valid
Delay time, AECLKOUTx high to ABEx valid
Delay time, AECLKOUTx high to ABEx invalid
Delay time, AECLKOUTx high to AEAx valid
Delay time, AECLKOUTx high to AEAx invalid
Delay time, AECLKOUTx high to ASADS/ASRE valid
Delay time, AECLKOUTx high to, ASOE valid
Delay time, AECLKOUTx high to AEDx valid
Delay time, AECLKOUTx high to AEDx invalid
Delay time, AECLKOUTx high to ASWE valid
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
1.3
6.4
1.3
1.3
1.3
6.4
6.4
6.4
1.3
1.3
6.4
The following parameters are programmable via the EMIF CE Space Secondary Control register (CExSEC):
Read latency (SYNCRL): 0-, 1-, 2-, or 3-cycle read latency
Write latency (SYNCWL): 0-, 1-, 2-, or 3-cycle write latency
ACEx assertion length (CEEXT): For standard SBSRAM or ZBT SRAM interface, ACEx goes inactive after the final command has been issued
(CEEXT = 0). For synchronous FIFO interface with glue, ACEx is active when ASOE is active (CEEXT = 1).
Function of ASADS/ASRE (RENEN): For standard SBSRAM or ZBT SRAM interface, ASADS/ASRE acts as ASADS with deselect cycles
(RENEN = 0). For FIFO interface, ASADS/ASRE acts as ASRE with NO deselect cycles (RENEN = 1).
Synchronization clock (SNCCLK): Synchronized to AECLKOUT1 or AECLKOUT2
相關PDF資料
PDF描述
TMP320C6413ZTS500 Fixed-Point Digital Signal Processors
TMX320C6413ZTSA400 Fixed-Point Digital Signal Processors
TMP320C6413ZTSA400 Fixed-Point Digital Signal Processors
TMX320C6413GTS400 Fixed-Point Digital Signal Processors
TMX320C6413GTS500 Fixed-Point Digital Signal Processors
相關代理商/技術參數
參數描述
TMX320C6413ZTSA400 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors
TMX320C6413ZTSA500 制造商:TI 制造商全稱:Texas Instruments 功能描述:Fixed-Point Digital Signal Processors
TMX320C6414CGLZ300 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMX320C6414CGLZ5 制造商:Rochester Electronics LLC 功能描述:- Bulk
TMX320C6414CGLZ5E0 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
主站蜘蛛池模板: 宜都市| 建湖县| 江油市| 金湖县| 阿拉善右旗| 左云县| 阿坝县| 勐海县| 沐川县| 桂林市| 大竹县| 百色市| 大余县| 徐水县| 雷波县| 宁安市| 东乌珠穆沁旗| 甘肃省| 大连市| 呼玛县| 赫章县| 大港区| 沧州市| 财经| 吉水县| 永城市| 洪雅县| 桂平市| 湟中县| 台东市| 常熟市| 大田县| 竹溪县| 崇信县| 巴青县| 贵州省| 鱼台县| 漳平市| 昌吉市| 吴川市| 云林县|