- 您現在的位置：買賣IC網 > PDF目錄365968 > TSB14AA1 FPGA (Field-Programmable Gate Array) PDF資料下載
參數資料
| 型號： | TSB14AA1 |
| 英文描述： | FPGA (Field-Programmable Gate Array) |
| 中文描述： | 電機及電子學工程師聯合會1394-1995。 3.3。 1-port.50/100Mbps。底板PHY |
| 文件頁數： | 18/35頁 |
| 文件大小： | 224K |
| 代理商： | TSB14AA1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
5
–
1
5 Application Information
5.1
Transceiver Selection
The system designer must select transceivers appropriate for the TSB14AA1A and the link layer selected. The
following are requirements for the transceivers needed:
The transceivers used must be appropriate to the backplane technology used.
–
The various backplane technologies require different electrical characteristics in their backplanes. For
example, gunning transceiver logic (GTL) uses an operating voltage on the backplane of 1.2 V and a
characteristic impedance of 50
[1] while low-voltage differential signaling (LVDS) uses an operating
voltage of 2.4 V and a difference impedance of 100
[2]. If a backplane is designed to use GTL
technology, then it would be appropriate to also use that technology for the two lines dedicated to the
1394 serial bus. The drivers selected also must be able to supply the current required for the expected
backplane loading. For example, backplane transceiver logic (BTL) operates correctly for a FutureBus+
[3] configuration backplane at 50 Mbits/s or for a limited number of nodes in a custom configuration at
100 Mbits/s.
The transceivers used must be able to monitor the bus and drive the bus at the same time.
–
During arbitration, each node that is arbitrating for the bus drives its priority code and then its node
number out onto the bus. During each bit period, each node reads back what has been placed on the
bus. If it reads the same data it was sending, the arbitrating node stays in contention for winning the bus.
If it reads something different than what it was driving, the arbitrating node loses the bus and drops out of
contention. As long as each node is still sending 0s onto the bus during arbitration, all nodes are still
contending to win the bus. The node with the highest priority (or if all priorities were 0, then the highest
node number) is the first to drive a 1 onto the bus during arbitration. The node that sends the first 1
(asserting the bus) and reads it back wins the bus. All other nodes read back a 1, which does not match
the 0 (releasing the bus) they are sending, and drop out of contention. This arbitration process requires
the transceiver selected to be able to read from the bus at the same time it is driving the bus.
The transceivers used must be appropriate for the transfer speed required.
–
The 1394 bus has two data lines that use data-strobe encoding on the bus. This requires that the
transceivers be able to operate at a maximum frequency of one half of the maximum data transfer rate.
When operating at 49.152 Mbits/s, the maximum frequency the drivers are required to operate at is
24.576 MHz. When operating at 98.304 Mbits/s, the maximum frequency the drivers are required to
operate at is 49.152 MHz.
Recommended transceivers:
–
When the designer has a choice of transceiver, the open collector transceiver SN74GTLP1394 [4] is
recommended. This is the device used to verify lab operation at both S50 and S100 data rates.
–
When the designer must choose a differential transceiver, the 3-state transceiver SN65LVDM176 [5] is
recommended. This device was also used to verify lab operation at both S50 and S100 data rates.
[1]
GTL/BTL a Low Swing Solution for High-Speed Digital Logic
(SCEA003)
(2]
Low-Voltage Differential Signaling (LVDS) Design Notes
(SLLA014)
[3] IEEE Std 896.1
–
1991,
IEEE Standard for FutureBus+
—
Logical Protocol Specification
[4]
SN74GTLP1394, 2-Bit LVTLL-to-GTLP Adjustable-Edge Rate Bus Transceiver With Selectable Polarity
data sheet (SCES286A)
[5]
SN65LVDM176, High-Speed Differential Line Transceiver
data sheet (SLLS320D)
相關PDF資料 |
PDF描述 |
|---|---|
| TSB14AA1I | FPGA (Field-Programmable Gate Array) |
| TSB14AA1T | FPGA (Field-Programmable Gate Array) |
| TSB14C01MHV | IC APEX 20KE FPGA 160K 484-FBGA |
| TSB14C01HV | 5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
| TSB21LV03MHV | IC APEX 20KE FPGA 200K 484-FBGA |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TSB14AA1A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:3.3 V IEEE 1394-1995 BACKPLANE PHY |
| TSB14AA1AI | 制造商:TI 制造商全稱:Texas Instruments 功能描述:3.3 V IEEE 1394-1995 BACKPLANE PHY |
| TSB14AA1AIPFB | 功能描述:1394 接口集成電路 IEEE139419953.3V1prt 50/100Mbps BkplnPHY RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB14AA1AIPFBG4 | 功能描述:1394 接口集成電路 3.3V 1-port 50/100 Mbps Backplane PHY RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB14AA1APFB | 功能描述:1394 接口集成電路 3.3V 1-port 50/100 Mbps Backplane PHY RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
發布緊急采購，3分鐘左右您將得到回復。