- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365968 > TSB14AA1 FPGA (Field-Programmable Gate Array) PDF資料下載
參數(shù)資料
| 型號： | TSB14AA1 |
| 英文描述： | FPGA (Field-Programmable Gate Array) |
| 中文描述： | 電機(jī)及電子學(xué)工程師聯(lián)合會1394-1995。 3.3。 1-port.50/100Mbps。底板PHY |
| 文件頁數(shù)： | 30/35頁 |
| 文件大小： | 224K |
| 代理商： | TSB14AA1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁
6
–
10
detect the subaction gap before the bus is asserted by another node (upon detecting a subaction gap). The
duration of the subaction gap ensures that another node asserting the bus after an acknowledge gap has
been detected by this time.
Arbitration Reset Gap
—
Appears before asynchronous transfers when the fairness interval starts. A node
should detect the occurrence of an arbitration reset gap after the bus has been in an unasserted state for
at least 28 arbitration clock times (approximately 569.66 ns), but should not assert the bus until a total of
32 arbitration clock times (approximately 651.04 ns) have occurred. This requirement ensures that a node
is given adequate time to detect the arbitration reset gap before the bus is asserted by another node (upon
detecting an arbitration reset gap). The duration of the arbitration reset gap ensures that another node
asserting the bus after a subaction gap or an acknowledge gap has been detected by this time.
If a node is waiting for the occurrence of a particular gap and the bus has become idle for the specified time
(e.g., 32 arbitration clock times for an arbitration reset gap), the node detects the gap and asserts the bus.
An asserted signal propagates through the node decision/transceiver circuitry and onto the bus soon
enough to allow arbitration to occur properly.
6.3
Arbitration Sequence
The TSB14AA1A uses a particular arbitration sequence to arbitrate the bus between competing modules. The
sequence used consists of a 4-bit priority field and a 6-bit arbitration number field.
6.3.1
Priority
Within the arbitration sequence, the arbitration number is preceded by four bits that define a priority level. The method
by which priority is assigned is to be determined by the system integrator with two exceptions. The lowest priority (all
zeros) is reserved for fair arbitration and the highest priority (all ones) is reserved for cycle start requests. This allows
14 priority levels to be used for the urgent arbitration process.
The use of an urgent priority class allows nodes to be granted a large portion of the bandwidth on the bus. High priority
nodes are granted the bus before lower priority nodes during urgent allocation of the bus, allowing such nodes to be
granted more bandwidth.
In order to ensure forward progress, the lowest priority level is reserved for fair arbitration. This allows all nodes
arbitrating with this priority level to be allowed one fair access to the bus for each fairness interval. For fair arbitration,
the value of the arbitration number has a minimal impact on the allocation of the bus. Although nodes with higher
arbitration numbers are granted the bus sooner, there is only a small decrease in latency.
6.3.2
Arbitration Number
The arbitration sequence uses a unique arbitration number for each module. This 6-bit number is the same as the
node Physical_ID. When less than 6-bits are provided for the arbitration number, they occupy the MSBs of the
arbitration number. The remaining bits are zero-filled. The MSBs are transmitted first.
NOTE:
If the serial bus is contained within a host backplane, it is expected that the arbitration
number (i.e., Physical_ID) is set by the host backplane at power up (e.g., with a built-in slot
identifier or configuration mechanism).
This number is software programmable to facilitate testing and to allow for consistent system operation and
repeatability.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB14AA1I | FPGA (Field-Programmable Gate Array) |
| TSB14AA1T | FPGA (Field-Programmable Gate Array) |
| TSB14C01MHV | IC APEX 20KE FPGA 160K 484-FBGA |
| TSB14C01HV | 5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER |
| TSB21LV03MHV | IC APEX 20KE FPGA 200K 484-FBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB14AA1A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:3.3 V IEEE 1394-1995 BACKPLANE PHY |
| TSB14AA1AI | 制造商:TI 制造商全稱:Texas Instruments 功能描述:3.3 V IEEE 1394-1995 BACKPLANE PHY |
| TSB14AA1AIPFB | 功能描述:1394 接口集成電路 IEEE139419953.3V1prt 50/100Mbps BkplnPHY RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB14AA1AIPFBG4 | 功能描述:1394 接口集成電路 3.3V 1-port 50/100 Mbps Backplane PHY RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB14AA1APFB | 功能描述:1394 接口集成電路 3.3V 1-port 50/100 Mbps Backplane PHY RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。