- 您現在的位置：買賣IC網 > PDF目錄98307 > TVP7002PZPR (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP100 PDF資料下載
參數資料
| 型號： | TVP7002PZPR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封裝： | GREEN, PLASTIC, HTQFP-100 |
| 文件頁數： | 34/57頁 |
| 文件大小： | 517K |
| 代理商： | TVP7002PZPR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
SLES206B
– MAY 2007 – REVISED MAY 2011
Table 1. Terminal Functions
TERMINAL
I/O
DESCRIPTION
NAME
NO.
Analog Video
RIN_1
11
I
Analog video input for R/Pr 1
RIN_2
10
I
Analog video input for R/Pr 2
RIN_3
9
I
Analog video input for R/Pr 3
GIN_1
2
I
Analog video input for G/Y 1
GIN_2
100
I
Analog video input for G/Y 2
GIN_3
98
I
Analog video input for G/Y 3
GIN_4
96
I
Analog video input for G/Y 4
BIN_1
18
I
Analog video input for B/Pb 1
BIN_2
17
I
Analog video input for B/Pb 2
BIN_3
16
I
Analog video input for B/Pb 3
The inputs must be ac coupled. The recommended coupling capacitor is 0.1
μF. Unused analog
inputs should be connected to ground using a 10-nF capacitor.
Clock Signals
DATACLK
28
O
Data clock output
EXT_CLK
80
I
External clock input. May be used as a timing reference for the mode detection block instead of
the internal clock reference. May also be used as the ADC sample clock instead of the H-PLL
generated clock.
Digital Video
R[9:0]
55
–59, 61–65
O
Digital video output of R/Cr, R[9] is the most significant bit (MSB).
G[9:0]
43-52
O
Digital video output of G/Y, G[9] is the MSB.
B[9:0]
29-38
O
Digital video output of B/Cb, B[9] is the MSB.
For 4:2:2 mode, multiplexed CbCr data is output on B[9:0].
Unused outputs can be left unconnected.
Miscellaneous Signals
PWDN
70
I
Power down input
0 = Normal mode
1 = Power down
RESETB
71
I
Reset input, active low. Outputs are placed in a high-impedance mode during reset (see
Table 11).
TMS
72
I
Test mode select input, active high. Used to enable scan test mode. For normal operation,
connect to ground.
FILT1
87
O
External filter connection for the horizontal PLL. A 0.1-
μF capacitor in series with a 1.5-k
resistor should be connected from this pin to pin 89 (see Figure 4).
FILT2
88
O
External filter connection for the horizontal PLL. A 4.7-nF capacitor should be connected from
this pin to pin 89 (see Figure 4).
PLL_F
89
I
Horizontal PLL filter internal supply connection
Host Interface
I2CA
73
I
I2C slave address input. The I2C slave address must be configured with an external pullup or
pulldown resistor (see Table 10).
0 = Slave address = B8h
1 = Slave address = BAh
SCL
74
I
I2C clock input
SDA
75
I/O
I2C data bus
4
Copyright
2007–2011, Texas Instruments Incorporated
相關PDF資料 |
PDF描述 |
|---|---|
| TVP7002PZP | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| TWL1101PFB | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TWL1101PFBR | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TWL1102PBS | SPECIALTY CONSUMER CIRCUIT, PQFP32 |
| TWL1102PBSR | SPECIALTY CONSUMER CIRCUIT, PQFP32 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TVP9000MZDSR | 制造商:Texas Instruments 功能描述: |
| TVP9000ZDS | 制造商:Texas Instruments 功能描述: |
| TVP9000ZDSR | 制造商:Texas Instruments 功能描述: |
| TVP9001ZDS | 制造商:Texas Instruments 功能描述: |
| TVP9001ZDSR | 制造商:Texas Instruments 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。