- 您現在的位置：買賣IC網 > PDF目錄98307 > TVP7002PZPR (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP100 PDF資料下載
參數資料
| 型號： | TVP7002PZPR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封裝： | GREEN, PLASTIC, HTQFP-100 |
| 文件頁數： | 5/57頁 |
| 文件大小： | 517K |
| 代理商： | TVP7002PZPR |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
COAST
HSYNC
Phase
Detector
PLL Control
Register 03h
Bit [5:3]
PLL Control
Register 03h
Bit [7:6]
Phase Select
Register 04h
Bit [7:3]
Charge
Pump
VCO
Phase
Select
Divider
ADC
Sampling
CLK
External
Clock
PLL Divide
Register 01h and 02h
1:0]
Bit [1
Loop
Filter
N = 1 or 2
Post
Divider
÷N
Post Divider
Register 04h
Bit [0]
SLES206B
– MAY 2007 – REVISED MAY 2011
Automatic Level Control (ALC)
The ALC circuit maintains the level of the signal to be set at a value that is programmed at the fine offset I2C
register. It consists of a pixel averaging filter and feedback loop. This ALC function can be enabled or disabled by
the I2C register at subaddress 26h.
The ALC circuit needs a timing pulse generated internally but the user should program the position properly. The
ALC pulse must be positioned after the clamp pulse. The position of ALC pulse is controlled by ALC placement
I2C register at address 31h. This is available only for internal ALC pulse timing. When using an external clamp
pulse, the fine clamp and the ALC both start on the leading edge of the external clamp pulse. Therefore, it is
recommended to keep the external clamp pulse as long as possible.
Analog-to-Digital Converters (ADCs)
All ADCs have a resolution of 10 bits and can operate up to 165 MSPS. All A/D channels receive an identical
clock from the on-chip phase-locked loop (PLL) at a frequency between 12 MHz and 165 MHz. All ADC
reference voltages are generated internally. Also the external sampling clock can be used.
Horizontal PLL
The horizontal PLL generates a high-frequency internal clock used by the ADC sampling and data clocking out to
derive the pixel output frequency with programmable phase. The reference signal for this PLL is the horizontal
sync signal supplied on the HSYNC input or from extracted horizontal sync of the sync slicer block for embedded
sync signals. The horizontal PLL consists of a phase detector, charge pump, loop filter, voltage controlled
oscillator (VCO), phase select, feedback divider, and post divider. The horizontal PLL block diagram is shown in
Figure 3. Horizontal PLL Block Diagram
The COAST signal is used to allow the PLL to keep running at the same frequency, in the absence of the
incoming HSYNC signal or disordered HSYNC period. This is useful during the vertical sync period, or any other
time that the HSYNC is not available.
There are several PLL controls to produce the correct sampling clock. The 12-bit feedback divider register is
programmable to select exact multiplication number to generate the pixel clock in the range of 12 MHz to
165 MHz. The 3-bit loop filter current control register is to control the charge pump current that drives the
low-pass loop filter. The applicable current values are listed in the Table 4.
Copyright
2007–2011, Texas Instruments Incorporated
13
相關PDF資料 |
PDF描述 |
|---|---|
| TVP7002PZP | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| TWL1101PFB | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TWL1101PFBR | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| TWL1102PBS | SPECIALTY CONSUMER CIRCUIT, PQFP32 |
| TWL1102PBSR | SPECIALTY CONSUMER CIRCUIT, PQFP32 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TVP9000MZDSR | 制造商:Texas Instruments 功能描述: |
| TVP9000ZDS | 制造商:Texas Instruments 功能描述: |
| TVP9000ZDSR | 制造商:Texas Instruments 功能描述: |
| TVP9001ZDS | 制造商:Texas Instruments 功能描述: |
| TVP9001ZDSR | 制造商:Texas Instruments 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。