- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373915 > AD7722AS (ANALOG DEVICES INC) 16-Bit, 195 kSPS CMOS, Sigma-Delta ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7722AS |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 16-Bit, 195 kSPS CMOS, Sigma-Delta ADC |
| 中文描述： | 1-CH 16-BIT DELTA-SIGMA ADC, SERIAL/PARALLEL ACCESS, PQFP44 |
| 封裝： | MS-022AA, MQFP-44 |
| 文件頁(yè)數(shù)： | 9/24頁(yè) |
| 文件大小： | 526K |
| 代理商： | AD7722AS |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
AD7722
–9–
REV. 0
SERIAL MODE PIN FUNCTION DESCRIPTION
Mnemonic
Pin No.
Description
DVAL/
RD
5
Data Valid Logic Output. A logic high on DVAL indicates that the conversion result in the
output data register is an accurate digital representation of the analog voltage at the input to the
Σ
modulator. The DVAL pin is set low for 8,192 CLKIN cycles if the analog input is overranged
and after initiating CAL, SYNC or RESET.
Serial Clock Format Logic Input. The clock format pin selects whether the serial data, SDO, is valid
on the rising or falling edge of the serial clock, SCO. When CFMT is logic low—SDO is valid on the
falling edge of SCO if SFMT is Low; SDO is valid on the rising edge of SCO if SFMT is High.
When CFMT is logic high—SDO is valid on the rising edge of SCO if SFMT is Low; SDO is valid
on the falling edge of SCO if SFMT is High.
Time Slot Logic Input. The logic level on TSI sets the active state of the DOE pin. With TSI set
logic high, DOE will enable the SDO output buffer when it is a logic high, and vice versa. TSI is
used when two AD7722s are connected to the same serial data bus.
Data Output Enable Logic Input. The DOE pin controls the three-state output buffer of the SDO
pin. The active state of DOE is determined by the logic level on the TSI pin. When the DOE logic
level equals the level on TSI pin, the serial data output, SDO, is active. Otherwise, SDO will be high
impedance. SDO can be three-state after a serial data transmission by connecting DOE to FSO.
Serial Data Format Logic Input. The logic level on the SFMT pin selects the format of the FSO sig-
nal. A logic low makes the FSO output a pulse one SCO cycle wide occurring every 32 SCO cycles.
With SFMT set to a logic high, the FSO signal is a frame pulse that is active low for the duration of
the 16 data bit transmission.
Frame Synchronization Logic Input. The FSI input is used to synchronize the AD7722 serial output
data register to an external source. When the falling edge of CLKIN detects a low to high transition,
the AD7722 interrupts the current data transmission, reloads the output serial shift register, resets
SCO, and transmits the conversion result. Synchronization starts immediately, and the next 127
conversions are invalid. In serial mode, DVAL remains high. FSI inputs applied synchronous to the
output data rate do not alter the serial data transmission. If FSI is tied to either a logic high or low,
the AD7722 will generate FSO outputs controlled by the logic level on SMFT.
Serial Data Clock Output. The serial clock output is synchronous to the CLKIN signal and has a
frequency one-half the CLKIN frequency. A data transmission frame is 32 SCO cycles long.
Serial Data Output. The serial data is shifted out MSB first, synchronous with the SCO. A serial
data transmission lasts 32 SCO cycles. After the LSB is output, trailing zeros are output for the re-
maining 16 SCO cycles.
Frame Sync Output. This output indicates the beginning of a word transmission on the SDO pin.
Depending on the logic level of the SFMT pin, the FSO signal is either a positive pulse approxi-
mately one SCO period wide or a frame pulse, which is active low for the duration of the 16 data bit
transmission (reference Figure 4).
In serial mode these pins should be tied to DGND.
CFMT/
DRDY
4
TSI/DB3
44
DOE/DB4
43
SFMT/DB5
42
FSI/DB6
41
SCO/DB7
40
SDO/DB8
38
FSO/DB9
37
DGND/DB0
DGND/DB1
DGND/DB2
DGND/DB10
DGND/DB11
DGND/DB12
DGND/DB13
DGND/DB14
DGND/DB15
3
2
1
36
35
34
33
32
31
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7723 | 16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC |
| AD7723BS | 16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC |
| AD7724AST | Dual CMOS Modulators |
| AD7724 | Dual CMOS Modulators |
| AD7725 | 16-Bit 900 kSPS ADC with a Programmable Postprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7722AS-ES | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD7722ASZ | 功能描述:IC ADC 16BIT 195KSPS 44-MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD7722CSZ | 制造商:Analog Devices 功能描述: |
| AD7723 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC |
| AD7723BS | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 19.2Msps 16-bit Parallel/Serial 44-Pin MQFP 制造商:Analog Devices 功能描述:Analog-Digital Converter IC Number of Bi |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。