
AD7851
–10–
REV. A
CONT ROL RE GIST E R
T he arrangement of the control register is shown below. T he control register is a write only register and contains 14 bits of data. T he
control register is selected by putting two 1s in ADDR1 and ADDR0. T he function of the bits in the control register are described
below. T he power-up status of all bits is 0.
MSB
ZERO
ZERO
ZERO
ZERO
PMGT 1
PMGT 0
PMGT 1
RDSL T 0
2/
3
MODE
C ONVST
C AL MD
C AL ST 1
C AL SL T 0
ST C AL
L SB
Control Register Bit Function Description
Bit
Mnemonic
Comment
13
12
11
10
9
8
7
6
5
ZERO
ZERO
ZERO
ZERO
PMGT 1
PMGT 0
RDSLT 1
RDSLT 0
2/
3
MODE
T hese four bits must be set to 0 when writing to the control register.
Power Management Bits. T hese two bits are used with the
SLEEP
pin for putting the part into various
power-down modes (see Power-Down section for more details).
T heses two bits determine which register is addressed for the read operations. See T able II.
Interface Mode Select Bit. With this bit set to 0, Interface Mode 2 is enabled. With this bit set to 1,
Interface Mode 1 is enabled where DIN is used as an output as well as an input. T his bit is set to 0 by
default after every read cycle; thus when using Interface Mode 1, this bit needs to be set to 1 in every
write cycle.
Conversion Start Bit. A logic one in this bit position starts a single conversion, and this bit is automati-
cally reset to 0 at the end of conversion. T his bit may also used in conjunction with system calibration
(see Calibration section on page 21).
Calibration Mode Bit. A 0 here selects self-calibration and a 1 selects a system calibration (see T able III).
Calibration Selection Bits and Start Calibration Bit. T hese bits have two functions.
With the ST CAL bit set to 1, the CALSLT 1 and CALSLT 0 bits determine the type of calibration per-
formed by the part (see T able III). T he ST CAL bit is automatically reset to 0 at the end of calibration.
With the ST CAL bit set to 0, the CALSLT 1 and CALSLT 0 bits are decoded to address the calibration
register for read/write of calibration coefficients (see section on the calibration registers for more details).
4
CONVST
3
2
1
0
CALMD
CALSLT 1
CALSLT 0
ST CAL
T able III. Calibration Selection
CALMD
CALSLT 1
CALSLT 0
Calibration T ype
0
0
0
A
full internal calibration
is initiated where the internal DAC is calibrated followed by the
internal gain error and finally the internal offset error is calibrated out. T his is the default setting.
Here the
internal gain error
is calibrated out followed by the
internal offset error
calibrated
out.
T his calibrates out the
internal offset error
only.
T his calibrates out the
internal gain error
only.
A
full system calibration
is initiated here where first the internal DAC is calibrated, fol-
lowed by the system gain error, and finally the system offset error is calibrated out.
Here the
system gain error
is calibrated out followed by the
system offset error
.
T his calibrates out the
system offset error
only.
T his calibrates out the
system gain error
only.
0
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
0
1