
AD7851
–14–
REV. A
CIRCUIT INFORMAT ION
T he AD7851 is a fast, 14-bit single supply A/D converter. T he
part requires an external 6/7 MHz master clock (CLK IN), two
C
REF
capacitors, a
CONVST
signal to start conversion and
power supply decoupling capacitors. T he part provides the user
with track/hold, on-chip reference, calibration features, A/D
converter and serial interface logic functions on a single chip.
T he A/D converter section of the AD7851 consists of a conven-
tional successive-approximation converter based around a ca-
pacitor DAC. T he AD7851 accepts an analog input range of
0 V to +V
DD
where the reference can be tied to V
DD
. T he refer-
ence input to the part is buffered onchip.
A major advantage of the AD7851 is that a conversion can be
initiated in software as well as applying a signal to the
CONVST
pin. Another innovative feature of the AD7851 is self-calibration
on power-up, which is initiated having a 0.01
μ
F capacitor from
the
CAL
pin to AGND, to give superior dc accuracy. T he part
should be allowed 150 ms after power-up to perform this auto-
matic calibration before any reading or writing takes place. T he
part is available in a 24-pin SSOP package and this offers the user
considerable space saving advantages over alternative solutions.
CONVE RT E R DE T AILS
T he master clock for the part must be applied to the CLK IN
pin. Conversion is initiated on the AD7851 by pulsing the
CONVST
input or by writing to the control register and setting
the
CONVST
bit to 1. On the rising edge of
CONVST
(or at
the end of the control register write operation), the on-chip
track/hold goes from track to hold mode. T he falling edge of the
CLK IN signal which follows the rising edge of the edge of
CONVST
signal initiates the conversion, provided the rising
edge of
CONVST
occurs at least 10 ns typically before this
CLK IN edge. T he conversion cycle will take 18.5 CLK IN peri-
ods from this CLK IN falling edge. If the 10 ns setup time is
AV
DD
DV
DD
AIN(+)
AIN(–)
AMODE
C
REF1
C
REF2
SLEEP
DIN
DOUT
SYNC
SM1
SM2
CONVST
AGND
DGND
CLKIN
SCLK
REF
IN
/REF
OUT
POLARITY
AD7851
ANALOG (5V)
SUPPLY
0.01μF
0.1μF
10μF
DV
DD
UNIPOLAR RANGE
0.01μF
47nF
SERIAL MODE
SELECTION BITS
MASTER
CLOCK
INPUT
CONVERSION
START INPUT
FRAME SYNC OUTPUT
SERIAL DATA OUTPUT
0.01μF
CAL
AUTO CAL ON
POWER-UP
INTERNAL
REFERENCE
0V TO V
REF
INPUT
7MHz/6MHz
OSCILLATOR
SERIAL CLOCK OUTPUT
DV
DD
333kHz/285kHz PULSE
GENERATOR
OPTIONAL
EXTERNAL
REFERENCE
AD1584/REF198
0.01μF
ANALOG (5V)
SUPPLY
0.1μF
10μF
DIN AT DGND
=> NO WRITING
TO DEVICE
0.01μF
470nF
CH1
CH2
CH3
CH4
OSCILLOSCOPE
2 LEADING ZEROS
FOR ADC DATA
Figure 10. Typical Circuit
not met, the conversion will take 19.5 CLK IN periods. T he
maximum specified conversion time is 3.25
μ
s (6 MHz ) and
2.8
μ
s (7 MHz) for the A and K Grades respectively for the
AD7851 (19.5 t
CLK IN,
CLK IN = 6/7 MHz). When a conversion
is completed, the BUSY output goes low, and then the result of
the conversion can be read by accessing the data through the se-
rial interface. T o obtain optimum performance from the part,
the read operation should not occur during the conversion or
500 ns prior to the next
CONVST
rising edge. However, the
maximum throughput rates are achieved by reading/writing dur-
ing conversion, and reading/writing during conversion is likely
to degrade the Signal to (Noise + Distortion) by only 0.5 dBs. T he
AD7851 can operate at throughput rates up to 333 kHz. For the
AD7851 a conversion takes 19.5 CL K IN periods, 2 CL K IN
periods are needed for the acquisition time giving a full cycle
time of 3.59
μ
s (= 279 kHz, CLK IN = 6 MHz) for the K grade
and 3.08
μ
s (= 325 kHz, CLK IN = 7 MHz) for the A grade.
T Y PICAL CONNE CT ION DIAGRAM
Figure 10 shows a typical connection diagram for the AD7851.
T he DIN line is tied to DGND so that no data is written to the
part. T he AGND and the DGND pins are connected together
at the device for good noise suppression. T he
CAL
pin has a
0.01
μ
F capacitor to enable an automatic self-calibration on
power-up. T he SCLK and
SYNC
are configured as outputs by
having SM1 and SM2 at DV
DD
. T he conversion result is output
in a 16-bit word with 2 leading zeros followed by the MSB of
the 14-bit result. Note that after the AV
DD
and DV
DD
power-up,
the part will require 150 ms for the internal reference to settle
and for the automatic calibration on power-up to be completed.
For applications where power consumption is a major concern,
the
SLEEP
pin can be connected to DGND. See Power-Down
section for more detail on low power applications.