欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD7851KR
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 14-Bit 333 kSPS Serial A/D Converter
中文描述: 1-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO24
封裝: MS-013AD, SOIC-24
文件頁數: 21/36頁
文件大?。?/td> 435K
代理商: AD7851KR
–21–
REV. A
AD7851
SYSTEM OFFSET
CALIBRATION
SYS OFFSET
AGND
V
REF
– 1LSB
MAX SYSTEM OFFSET
IS
±
5% OF V
REF
MAX SYSTEM FULL SCALE
IS
±
2.5% FROM V
REF
ANALOG
INPUT
RANGE
V
REF
– 1LSB
ANALOG
INPUT
RANGE
SYS OFFSET
AGND
MAX SYSTEM OFFSET
IS
±
5% OF V
REF
V
REF
+ SYS OFFSET
Figure 28. System Offset Calibration
Figure 29 shows a system gain calibration (assuming a system
full scale greater than the reference voltage) where the analog
input range has been increased after the system gain calibration
is completed. A system full-scale voltage less than the reference
voltage may also be accounted for a by a system gain calibration.
SYSTEM GAIN
CALIBRATION
V
REF
– 1LSB
AGND
MAX SYSTEM FULL SCALE
IS
±
2.5% FROM V
REF
ANALOG
INPUT
RANGE
V
REF
– 1LSB
ANALOG
INPUT
RANGE
AGND
SYS FULL S.
SYS FULL S.
MAX SYSTEM FULL SCALE
IS
±
2.5% FROM V
REF
Figure 29. System Gain Calibration
Finally in Figure 30 both the system offset and gain are accounted
for by the system offset followed by a system gain calibration.
First the analog input range is shifted upwards by the positive
system offset and then the analog input range is adjusted at the
top end to account for the system full scale.
SYSTEM OFFSET
CALIBRATION
FOLLOWED BY
SYSTEM GAIN
CALIBRATION
SYS OFFSET
AGND
V
REF
– 1LSB
MAX SYSTEM OFFSET
IS
±
5% OF V
REF
MAX SYSTEM FULL SCALE
IS
±
2.5% FROM V
REF
ANALOG
INPUT
RANGE
V
REF
– 1LSB
ANALOG
INPUT
RANGE
SYS OFFSET
AGND
MAX SYSTEM OFFSET
IS
±
5% OF V
REF
V
REF
+ SYS OFFSET
SYS F.S.
MAX SYSTEM FULL SCALE
IS
±
2.5% FROM V
REF
SYS F.S.
Figure 30. System (Gain + Offset) Calibration
Self-Calibration T iming
T he diagram of Figure 27 shows the timing for a full self-
calibration. Here the BUSY line stays high for the full length of
the self-calibration. A self-calibration is initiated by bringing the
CAL
pin low (which initiates an internal reset) and then high
again or by writing to the control register and setting the
ST CAL bit to 1 (
note that if the part is in a power-down mode, the
CAL
pulse width must take account of the power-up time
). T he
BUSY line is triggered high from the rising edge of
CAL
(or the
end of the write to the control register if calibration is initiated
in software), and BUSY will go low when the full self-calibration
is complete after a time t
CAL
as shown in Figure 27.
t
1
= 100ns MIN,
t
15
= 2.5
t
CLKIN
MAX,
t
CAL
= 250026
t
CLKIN
CAL
(I/P)
BUSY (O/P)
t
1
t
15
t
CAL
Figure 27. Timing Diagram for Full Self-Calibration
For the self-(gain + offset), self-offset and self-gain calibrations,
the BUSY line will be triggered high by the rising edge of the
CAL
signal (or the end of the write to the control register if cali-
bration is initiated in software) and will stay high for the full du-
ration of the self-calibration. T he length of time that the BUSY
is high for will depend on the type of self-calibration that is initi-
ated. T ypical figures are given in T able IX . T he timing dia-
grams for the other self-calibration options will be similar to that
outlined in Figure 27.
System Calibration Description
System calibration allows the user to take out system errors
external to the AD7851 as well as calibrate the errors of the
AD7851 itself. T he maximum calibration range for the system
offset errors is
±
5% of V
REF
and for the system gain errors is
±
2.5% of V
REF
. T his means that the maximum allowable system
offset voltage applied between the AIN(+) and AIN(–) pins for
the calibration to adjust out this error is
±
0.05
×
V
REF
(
i.e., the
AIN(+) can be 0.05
×
V
REF
above AIN(–) or 0.05
×
V
REF
below
AIN(–)
). For the system gain error the maximum allowable
system full-scale voltage, in unipolar mode, that can be applied
between AIN(+) and AIN(–) for the calibration to adjust out
this error is V
REF
±
0.025
×
V
REF
(
i.e.
,
the AIN(+) can be V
REF
+
0.025
×
V
REF
above AIN(–) or V
REF
0.025
×
V
REF
above
AIN(–)
). If the system offset or system gain errors are outside
the ranges mentioned, the system calibration algorithm will
reduce the errors as much as the trim range allows.
Figures 28 through 30 illustrate why a specific type of system
calibration might be used. Figure 29 shows a system offset cali-
bration (assuming a positive offset) where the analog input
range has been shifted upwards by the system offset after the
system offset calibration is completed. A negative offset may
also be accounted for by a system offset calibration.
相關PDF資料
PDF描述
AD7853LARS 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs
AD7853L* Single Supply V.35 Transceiver; Package: SO; No of Pins: 28; Temperature Range: -40°C to +85°C
AD7853L 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs(單電源,200kSPS 12位采樣A/D轉換器)
AD7853 3 V to 5 V Single Supply, 200 KSPS 12-Bit Sampling ADCs(單電源,200kSPS 12位采樣A/D轉換器)
AD7853AN 3 V to 5 V Single Supply, 200 kSPS 12-Bit Sampling ADCs
相關代理商/技術參數
參數描述
AD7851KR-REEL 制造商:Analog Devices 功能描述:
AD7851KRZ 功能描述:IC ADC 14BIT SRL 333KSPS 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率(每秒):300k 數據接口:并聯 轉換器數目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端,單極;1 個單端,雙極
AD7851KRZ3 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit 333 kSPS Serial A/D Converter
AD7851KRZ-REEL 功能描述:IC ADC 14BIT SRL 333KSPS 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1,000 系列:- 位數:12 采樣率(每秒):300k 數據接口:并聯 轉換器數目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數目和類型:1 個單端,單極;1 個單端,雙極
AD7851KRZ-REEL3 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit 333 kSPS Serial A/D Converter
主站蜘蛛池模板: 新丰县| 桃源县| 兴安盟| 昌乐县| 会理县| 屏东县| 元朗区| 三门县| 奉化市| 喀喇| 莱芜市| 长垣县| 通渭县| 平陆县| 抚顺市| 舞阳县| 揭阳市| 南丹县| 连平县| 佛学| 望谟县| 钟祥市| 淮滨县| 西城区| 成武县| 江北区| 辽宁省| 玉环县| 尉氏县| 九龙城区| 宜昌市| 清河县| 麟游县| 瑞丽市| 四子王旗| 河源市| 博白县| 名山县| 双柏县| 高陵县| 汶川县|