
AD7854/AD7854L
–12–
REV. 0
WRITE TO CONTROL REGISTER SETTING STCAL = 0, RDSLT1 = 1,
RDSLT0 =0, AND CALSLT1, CALSLT0 = 00, 01, 10, 11
START
CAL REGISTER POINTER IS
AUTOMATICALLY RESET
READ CAL REGISTER
CAL REGISTER POINTER IS
AUTOMATICALLY INCREMENTED
LAST
REGISTER
READ
OPERATION
OR
ABORT
FINISHED
NO
YES
Figure 7. Flowchart for Reading from the Calibration
Registers
Adjusting the Offset Calibration Register
T he offset calibration register contains 16 bits. T he two MSBs
are zero and the 14 LSBs contain offset data. By changing the
contents of the offset register, different amounts of offset on the
analog input signal can be compensated for. Decreasing the
number in the offset calibration register compensates for nega-
tive offset on the analog input signal, and increasing the number
in the offset calibration register compensates for positive offset
on the analog input signal. T he default value of the offset cali-
bration register is 0010 0000 0000 0000 approximately. T his is
not the exact value, but the value in the offset register should be
close to this value. Each of the 14 data bits in the offset register
is binary weighted; the MSB has a weighting of 5% of the refer-
ence voltage, the MSB-1 has a weighting of 2.5%, the MSB-2
has a weighting of 1.25%, and so on down to the LSB which has
a weighting of 0.0006%. T his gives a resolution of
±
0.0006% of
V
REF
approximately. T he resolution can also be expressed as
±
(0.05
×
V
REF
)/2
13
volts. T his equals
±
0.015 mV, with a 2.5 V
reference. T he maximum offset that can be compensated for is
±
5% of the reference voltage, which equates to
±
125 mV with a
2.5 V reference and
±
250 mV with a 5 V
reference.
Q. If a +20 mV offset is present in the analog input signal and the
reference voltage is 2.5V, what code needs to be written to the
offset register to compensate for the offset
A. 2.5 V reference implies that the resolution in the offset reg-
ister is 5%
×
2.5 V/2
13
= 0.015 mV. +20 mV/0.015 mV =
1310.72; rounding to the nearest number gives 1311. In
binary terms this is 00 0101 0001 1111, therefore increase
the offset register by 00 0101 0001 1111.
T his method of compensating for offset in the analog input sig-
nal allows for fine tuning the offset compensation. If the offset
on the analog input signal is known, there is no need to apply
the offset voltage to the analog input pins and do a system cali-
bration. T he offset compensation can take place in software.
Adjusting the Gain Calibration Register
T he gain calibration register contains 16 bits. T he two MSBs
are zero and the 14 LSBs contain gain data. As in the offset cali-
bration register the data bits in the gain calibration register are
binary weighted, with the MSB having a weighting of 2.5% of
the reference voltage. T he gain register value is effectively multi-
plied by the analog input to scale the conversion result over the
full range. Increasing the gain register compensates for a
smaller analog input range and decreasing the gain register com-
pensates for a larger input range. T he maximum analog input
range that the gain register can compensate for is 1.025 times
the reference voltage, and the minimum input range is 0.975
times
the reference voltage.