- 您現在的位置：買賣IC網 > PDF目錄373969 > AD9849KST (ANALOG DEVICES INC) CCD Signal Processors with Integrated Timing Driver PDF資料下載
參數資料
| 型號： | AD9849KST |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | CCD Signal Processors with Integrated Timing Driver |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
| 封裝： | PLASTIC, LQFP-48 |
| 文件頁數： | 32/36頁 |
| 文件大?。?/td> | 347K |
| 代理商： | AD9849KST |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁第33頁第34頁第35頁第36頁
REV. 0
AD9848/AD9849
–32–
Driving the CLI Input
The AD9848/AD9849’s master clock input (CLI) may be
used in two different configurations, depending on the appli-
cation. Figure 23a shows a typical dc-coupled input from the
master clock source. When the dc-coupled technique is used,
the master clock signal should be at standard 3 V CMOS
logic levels. As shown in Figure 23b, a 1000 pF ac-coupling
capacitor may be used between the clock source and the CLI
input. In this configuration, the CLI input will self-bias to
the proper dc voltage level of approximately 1.4 V. When the
ac-coupled technique is used, the master clock signal can be
as low as
±
500 mV in amplitude.
17
CCD IMAGER
SIGNAL
OUT
18
13
14
20
29
H2
RG
H3
H4
H1
H2
H1
RG
AD9848/AD9849
CCDIN
Figure 22a. CCD Connections (2 H-Clock)
CCD IMAGER
SIGNAL
OUT
13
14
20
29
RG
H3
H4
H2
H1
RG
AD9848/AD9849
CCDIN
H2
H1
17
18
H1
H2
Figure 22b. CCD Connections (4 H-Clock)
CLI
23
MASTER CLOCK
AD9848/AD9849
ASIC
Figure 23a. CLI Connection, DC-Coupled
CLI
23
MASTER CLOCK
AD9848/AD9849
ASIC
LPF
1nF
Figure 23b. CLI Connection, AC-Coupled
Internal Mode Circuit Configuration
The AD9848/AD9849 may be used in Internal Mode using
the circuit configuration of Figure 24. Internal Mode uses the
same circuit as Figure 21, except that the horizontal pulses
(CLPOB, CLPDM, PBLK, and HBLK) are internally gener-
ated in the AD9848/AD9849. These pins may be grounded when
Internal Mode is used. Only the HD and VD signals are required
from the ASIC.
HD/VD
INPUTS
2
44
39
43
42
41
40
H
V
P
H
C
C
AD9848/AD9849
Figure 24. Internal Mode Circuit Configuration
相關PDF資料 |
PDF描述 |
|---|---|
| AD9851 | CMOS 180 MHz DDS/DAC Synthesizer |
| AD9852 | CMOS 300MHz Complete-DDS Synthesizer |
| AD9853 | Programmable Digital QPSK/16-QAM Modulator(可編程數字的四相移鍵控/16-正交幅度調制的調節器) |
| AD9854 | CMOS 300MHz Quadrature Complete-DDS |
| AD9858TLPCB | 1 GSPS Direct Digital Synthesizer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9849KSTRL | 制造商:Analog Devices 功能描述:12 BIT 25 MSPS 5V AFE & T - Tape and Reel |
| AD9850 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS, 125 MHz Complete DDS Synthesizer |
| AD9850/CGPCB | 制造商:Analog Devices 功能描述:NCO/DDS, CMOS, 125MHZ COMPLETE DDS SYNTHESIZER - Bulk |
| AD9850/FSPCB | 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR NCO/DDS, CMOS, 125MHZ COMPLETE DDS SYNTHESIZER 制造商:Analog Devices 功能描述:NCO/DDS, CMOS, 125MHZ COMPLETE DDS SYNTHESIZER - Bulk |
| AD9850BRS | 功能描述:IC DDS DAC W/COMP 125MHZ 28-SSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 直接數字合成 (DDS) 系列:- 產品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調節字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
發布緊急采購，3分鐘左右您將得到回復。