- 您現在的位置：買賣IC網 > PDF目錄373969 > AD9858BSV (ANALOG DEVICES INC) 1 GSPS Direct Digital Synthesizer PDF資料下載
參數資料
| 型號： | AD9858BSV |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 數字信號處理外設 |
| 英文描述： | 1 GSPS Direct Digital Synthesizer |
| 中文描述： | DSP-NUM CONTROLLED OSCILLATOR, PQFP100 |
| 封裝： | PLASTIC, MS-026AED-HD, TQFP-100 |
| 文件頁數： | 8/32頁 |
| 文件大小： | 1412K |
| 代理商： | AD9858BSV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD9858
PIN FUNCTION DESCRIPTIONS
Table 4. Pin Function Descriptions—100-Lead EPAD (SV-100)
Pin No.
Mnemonic
1 to 4, 9 to 12
D7 to D0
Rev. A | Page 8 of 32
I/O
I
Description
Parallel Port DATA. Note that the functionality of these pins is valid only when the I/O port is
configured as a parallel port.
Digitial Ground.
Digital Supply Voltage.
5, 6, 21, 28, 95, 96
7, 8, 20,
23 to 27, 93, 94
13 to 18
DGND
DVDD
ADDR5 to
ADDR0
I
When the I/O port is configured as a parallel port, these pins serve as a 6-bit address select
for accessing the on-chip registers (see the IORESET, SDO, and SDIO pins below for serial
port mode).
Note that this is valid only for serial programming mode. Active high input signal that resets the
serial I/O bus controller. It is intended to serve as a means of recovering from an unresponsive
serial bus caused by improper programming protocol. Asserting an I/O reset does not affect the
contents of previously programmed registers nor does it invoke their default values.
Note that this is valid only for serial programming mode. When operating the I/O port as a
3-wire serial port, this pin serves as a unidirectional serial data output pin. When operated as a
2-wire serial port, this pin is unused.
Note that this is valid only for serial programming mode. When operating the I/O port as a
3-wire serial port, this pin is the serial data input. When operated as a 2-wire serial port, this pin
is the bidirectional serial data pin.
When the I/O port is configured for parallel programming mode, this pin functions as an active
low write pulse (WR). When configured for serial programming mode, this pin functions as the
serial data clock (SCLK).
When the I/O port is configured for parallel programming mode, this pin functions as an active
low read pulse (RD). When configured for serial programming mode, this pin functions as an
active low chip select (CS) that allows multiple devices to share the serial bus.
Analog Ground.
16
IORESET
I
17
SDO
O
18
SDIO
I or
I/O
19
WR/SCLK
I
22
RD/CS
I
29, 30, 37 to 39,
41, 42, 49, 50,
52, 69, 74, 80, 85,
87, 88
31, 32, 35, 36,
40, 43, 44, 47,
48, 51, 70, 73,
77, 86, 89, 90
33
AGND
I
AVDD
I
Analog Supply Voltage.
REFCLK
I
Reference Clock Complementary Input. (Note that when the REFCLK port is operated in single-
ended mode, REFCLK should be decoupled to AVDD with a 0.1 μF capacitor.
Reference Clock Input.
Mixer Local Oscillator (LO) Complementary Input. Note that when the LO port is operated in
single-ended mode, LO should be decoupled to AVDD with a 0.1 μF capacitor.
Mixer Local Oscillator (LO) Input.
Analog Mixer RF Complementary Input. Note that when the RF port is operated in single-ended
mode, RF should be decoupled to AVDD with a 0.1 μF capacitor.
Analog Mixer RF Input.
Analog Mixer IF Output.
Analog Mixer IF Complementary Output.
Phase Frequency Detector Complementary Input . Note that when the PFD port is operated in
single-ended mode, PFD should be decoupled to AVDD with a 0.1 μF capacitor.
Phase Frequency Detector Input.
No Connection.
Charge Pump Output Current Control. A resistor connected from CPISET to CPGND establishes
the reference current for the charge pump.
Charge Pump Supply Voltage.
Charge Pump Ground.
Charge Pump Fast Lock Output.
Charge Pump Output.
34
45
REFCLK
LO
I
I
46
53
LO
RF
I
I
54
55
56
57
RF
IF
IF
PFD
I
O
O
I
58
59, 60, 75, 76
61
PFD
NC
CPISET
I
I
62, 67
63, 68
64
65, 66
CPVDD
CPGND
CPFL
CP
I
I
O
O
相關PDF資料 |
PDF描述 |
|---|---|
| AD9858PCB | 1 GSPS Direct Digital Synthesizer |
| AD9858 | 1 GSPS Direct Digital Synthesizer |
| AD9858FDPCB | 1 GSPS Direct Digital Synthesizer |
| AD9859 | 400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer |
| AD9859YSV | 400 MSPS, 10-Bit, 1.8 V CMOS Direct Digital Synthesizer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9858BSVZ | 功能描述:IC DDS DAC 10BIT 1GSPS 100-TQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數字合成 (DDS) 系列:- 產品變化通告:Product Discontinuance 27/Oct/2011 標準包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調節字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:帶卷 (TR) |
| AD9858FDPCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:1 GSPS Direct Digital Synthesizer |
| AD9858PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:1 GSPS Direct Digital Synthesizer |
| AD9858TLPCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:1 GSPS Direct Digital Synthesizer |
| AD9858XSV | 制造商:Analog Devices 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。