- 您現在的位置：買賣IC網 > PDF目錄373969 > AD9866CHIPS (ANALOG DEVICES INC) Broadband Modem Mixed Signal Front End PDF資料下載
參數資料
| 型號： | AD9866CHIPS |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 通信及網絡 |
| 英文描述： | Broadband Modem Mixed Signal Front End |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, UUC |
| 文件頁數： | 21/48頁 |
| 文件大小： | 1647K |
| 代理商： | AD9866CHIPS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
AD9866
Rev. 0 | Page 21 of 48
Power-Up Default Value
MODE = 0 (Half-Duplex)
CONFIG = 0
MODE = 1 (Full-Duplex)
CONFIG = 0
Address
(Hex)
1
0x12
0x13
Bit
Break-
down
(6:4)
(2:0)
(7:5)
(4:3)
(2:0)
Description
Stand_Secondary
Stand_Primary
CPGA Bias Adjust
SPGA Bias Adjust
ADC Bias Adjust
Width
3
3
3
2
4
CONFIG = 1
CONFIG = 1
Comments
Standing current of primary
and secondary path.
0x01
0x01
0x01
0x01
0x00
0x00
0x00
0x00
Current bias setting for Rx
path’s functional blocks.
Refer to Page 41.
1
Bits that are undefined should always be assigned a 0.
REGISTER MAP DESCRIPTION
The AD9866 contains a set of programmable registers described
in Table 10 that can be used to optimize its numerous features,
interface options, and performance parameters from its default
register settings. Registers pertaining to similar functions have
been grouped together and assigned adjacent addresses to
minimize the update time when using the multibyte serial port
interface (SPI) read/write feature. Bits that are undefined within
a register should be assigned a 0 when writing to that register.
The default
register settings were intended to allow some
applications to operate without the use of an SPI. The AD9866
can be configured to support a half- or full-duplex digital
interface via the MODE pin with each interface having two
possible default
register settings determined by the setting of
the CONFIG pin.
For instance, applications that need to use only the Tx or Rx
path functionality of the AD9866 can configure it for a half-
duplex interface (MODE = 0) and use the TXEN pin to select
between the Tx or Rx signal path with the unused path
remaining in a reduced power state. The CONFIG pin can be
used to select the default
interpolation ratio of the Tx path and
RxPGA gain mapping.
SERIAL PORT INTERFACE (SPI)
The serial port of the AD9866 has 3- or 4-wire SPI capability
allowing read/write access to all registers that configure the
device’s internal parameters. Registers pertaining to the SPI are
listed in Table 11. The default 3-wire serial communication port
consists of a clock (SCLK), serial port enable (SEN), and a
bidirectional data (SDIO) signal. SEN is an active low control
gating read and write cycles. When SEN is high, SDO and SDIO
are three-stated. The inputs to SCLK, SEN, and SDIO contain a
Schmitt trigger with a nominal hysteresis of 0.4 V centered
about VDDH/2. The SDO pin remains three-stated in a 3-wire
SPI interface.
Table 11. SPI Registers Pertaining to SPI Options
Address (Hex)
0x00
Bit
(7)
(6)
Description
Enable 4-wire SPI
Enable SPI LSB first
A 4-wire SPI can be enabled by setting the 4-wire SPI bit high
,
causing the output data to appear on the SDO pin instead of on
the SDIO pin. The SDIO pin serves as an input only, throughout
the read operation. Note that the SDO pin is active only during
the transmission of data and remains three-stated at any other
time.
An 8-bit instruction header must accompany each read and
write operation. The instruction header is shown in Table 12.
The MSB is a R/W indicator bit with logic high indicating a
read operation. The next two bits, N1 and N0, specify the
number of bytes (one to four bytes) to be transferred during the
data transfer cycle. The remaining five bits specify the address
bits to be accessed during the data transfer portion. The data
bits immediately follow the instruction header for both read
and write operations.
Table 12. Instruction Header Information
MSB
17
16
15
14
R/W
N1
N0
A4
13
A3
12
A2
LSB
11
A1
10
A0
The AD9866 serial port can support both most significant bit
(MSB) first or least significant bit (LSB) first data formats.
Figure 45 illustrates how the serial port words are built for the
MSB first and LSB first modes. The bit order is controlled by the
SPI LSB first bit (Register 0, Bit 6). The default value is 0, MSB
first. Multibyte data transfers in MSB format can be completed
by writing an instruction byte that includes the register address
of the last address to be accessed. The AD9866 automatically
decrements the address for each successive byte required for the
multibyte communication cycle.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9866 | Broadband Modem Mixed Signal Front End |
| AD9866-EB | Broadband Modem Mixed Signal Front End |
| AD9866BCP | Broadband Modem Mixed Signal Front End |
| AD9870 | IF Digitizing Subsystem |
| AD9870EB | IF Digitizing Subsystem |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9866-EB | 制造商:Analog Devices 功能描述: 制造商:Analog Devices 功能描述:12B MXFE CONVERTER FOR BROADBAND MODEMS - Bulk |
| AD9867 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9867BCPZ | 功能描述:IC MXFE 75MSPS FOR TX/RX 64LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 前端 (LNA + PA) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- RF 型:GPS 頻率:1575.42MHz 特點:- 封裝/外殼:48-TQFP 裸露焊盤 供應商設備封裝:48-TQFP 裸露焊盤（7x7） 包裝:托盤 |
| AD9867BCPZRL | 功能描述:IC MXFE 75MSPS FOR TX/RX 64LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 前端 (LNA + PA) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- RF 型:GPS 頻率:1575.42MHz 特點:- 封裝/外殼:48-TQFP 裸露焊盤 供應商設備封裝:48-TQFP 裸露焊盤（7x7） 包裝:托盤 |
| AD9867-EBZ | 制造商:Analog Devices 功能描述:12B MXFE CONVERTER FOR BROADBAND MODEMS - Bulk |
發布緊急采購，3分鐘左右您將得到回復。