- 您現在的位置：買賣IC網 > PDF目錄373969 > AD9866CHIPS (ANALOG DEVICES INC) Broadband Modem Mixed Signal Front End PDF資料下載
參數資料
| 型號： | AD9866CHIPS |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 通信及網絡 |
| 英文描述： | Broadband Modem Mixed Signal Front End |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, UUC |
| 文件頁數： | 38/48頁 |
| 文件大小： | 1647K |
| 代理商： | AD9866CHIPS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
AD9866
CLKOUT1 is a divided version of the VCO output and can be
set to be a submultiple integer of f
DAC
(f
DAC
/2
R
, where R = 0, 1, 2,
or 3). Because this clock is actually derived from the same set of
dividers used within the PLL core, it is phase-locked to them
such that its phase relationship relative to the signal appearing
at OSCIN (or RXCLK)can be determined upon power-up. Also,
this clock has near 50% duty cycle, because it is derived from
the VCO. As a result, CLKOUT1 should be selected before
CLKOUT2 as the primary source for system clock distribution.
Rev. 0 | Page 38 of 48
CLKOUT2 is a divided version of the reference frequency, f
OSCIN
,
and can be set to be a submultiple integer of f
OSCIN
(f
OSCIN
/2
L
,
where L = 0, 1, or 2). With L set to 0, the output of CLKOUT2 is
a delayed version of the signal appearing at OSCIN, exhibiting
the same duty cycle characteristics. With L set to 1 or 2, the
output of CLKOUT2 is a divided version of the OSCIN signal,
exhibiting a near 50% duty cycle, but without having a
deterministic phase relationship relative to CLKOUT1 (or
RXCLK).
Table 22. SPI Registers for CLK Synthesizer
Address (Hex)
Bit
0x04
(4)
(3:2)
(1:0)
0x06
(7:6)
(5)
(4)
(3:2)
(1)
(0)
Description
ADC CLK from PLL
PLL divide factor ( P)
PLL multiplication factor (M )
CLKOUT2 divide number
CLKOUT2 invert
CLKOUT2 disable
CLKOUT1 divide number
CLKOUT1 invert
CLKOUT1 disable
相關PDF資料 |
PDF描述 |
|---|---|
| AD9866 | Broadband Modem Mixed Signal Front End |
| AD9866-EB | Broadband Modem Mixed Signal Front End |
| AD9866BCP | Broadband Modem Mixed Signal Front End |
| AD9870 | IF Digitizing Subsystem |
| AD9870EB | IF Digitizing Subsystem |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9866-EB | 制造商:Analog Devices 功能描述: 制造商:Analog Devices 功能描述:12B MXFE CONVERTER FOR BROADBAND MODEMS - Bulk |
| AD9867 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Broadband Modem Mixed-Signal Front End |
| AD9867BCPZ | 功能描述:IC MXFE 75MSPS FOR TX/RX 64LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 前端 (LNA + PA) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- RF 型:GPS 頻率:1575.42MHz 特點:- 封裝/外殼:48-TQFP 裸露焊盤 供應商設備封裝:48-TQFP 裸露焊盤（7x7） 包裝:托盤 |
| AD9867BCPZRL | 功能描述:IC MXFE 75MSPS FOR TX/RX 64LFCSP RoHS:是 類別:RF/IF 和 RFID >> RF 前端 (LNA + PA) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:250 系列:- RF 型:GPS 頻率:1575.42MHz 特點:- 封裝/外殼:48-TQFP 裸露焊盤 供應商設備封裝:48-TQFP 裸露焊盤（7x7） 包裝:托盤 |
| AD9867-EBZ | 制造商:Analog Devices 功能描述:12B MXFE CONVERTER FOR BROADBAND MODEMS - Bulk |
發布緊急采購，3分鐘左右您將得到回復。