- 您現在的位置：買賣IC網 > PDF目錄373969 > AD9873JS (ANALOG DEVICES INC) Analog Front End Converter for Set-Top Box, Cable Modem PDF資料下載
參數資料
| 型號： | AD9873JS |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 通信及網絡 |
| 英文描述： | Analog Front End Converter for Set-Top Box, Cable Modem |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP100 |
| 封裝： | METRIC, QFP-100 |
| 文件頁數： | 30/39頁 |
| 文件大小： | 935K |
| 代理商： | AD9873JS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
REV. 0
AD9873
–30–
RECEIVE PATH (Rx)
ADC Theory of Operation
The AD9873
’
s analog-to-digital converters implement pipelined
multistage architectures to achieve high sample rates while con-
suming low power. Each ADC distributes the conversion over
several smaller ADC subblocks, refining the conversion with
progressively higher accuracy as it passes the results from stage
to stage. As a consequence of the distributed conversion, ADCs
require a small fraction of the 2
N
comparators used in a traditional
n-bit flash-type ADC. A sample-and-hold function within each
of the stages permits the first stage to operate on a new input
sample while the remaining stages operate on preceding samples.
Each stage of the pipeline, excluding the last, consists of a low
resolution flash ADC connected to a switched capacitor DAC and
interstage residue amplifier (MDAC). The residue amplifier
amplifies the difference between the reconstructed DAC output
and the flash input for the next stage in the pipeline. One bit of
redundancy is used in each one of the stages to facilitate digital
correction of flash errors. The last stage simply consists of a
flash ADC.
D/A
A/D
A/D
SHA
CORRECTION LOGIC
D/A
A/D
SHA
GAIN
AINP
AINN
AD9873
Figure 17. ADC Architecture
The analog inputs of the AD9873 incorporate a novel structure
that merges the input sample and hold amplifiers (SHA), and
the first pipeline residue amplifiers into single, compact switched-
capacitor circuits. This structure achieves considerable noise
and power savings over a conventional implementation that uses
separate amplifiers by eliminating one amplifier in the pipeline. By
matching the sampling network of the input SHA with the first
stage flash ADC, the ADCs can sample inputs well beyond the
Nyquist frequency with no degradation in performance.
The digital data outputs of the ADCs are represented in straight
binary format. They saturate to full scale or zero when the input
signal exceeds the input voltage range.
Receive Timing
The AD9873 sends multiplexed data to the Rx IQ and IF out-
puts on every rising edge of MCLK. Rx SYNC frames the start
of each Rx IQ data Symbol. Both 8-bit ADCs transfer their data
within four MCLK cycles using 4-bit data packages (I MSB,
I LSB, Q MSB and Q LSB). 10-bit and 12-bit ADCs are com-
pletely read on every second MCLK cycle. Rx SYNC is high for
every second 10-bit ADC data (if 8-bit ADC is not in power-
down mode).
Driving the Analog Inputs
Figure 19 illustrates the equivalent analog inputs of the AD9873,
(a switched capacitor input). Bringing CLK to a logic high,
opens Switch 3 and closes Switches S1 and S2. The input source is
connected to A
IN
and must charge capacitor C
H
during this time.
Bringing CLK to a logic low opens S2, and then Switch 1 opens
followed by closing S3. This puts the input in the hold mode.
AINP
AINN
2k
2k
V
BIAS
S1
S3
C
P
C
P
C
H
C
H
S2
AD9873
Figure 19. Differential Input Architecture
The structure of the input SHA places certain requirements on
the input drive source. The combination of the pin capacitance,
and the hold capacitance, C
H
, is typically less than 5 pF. The
input source must be able to charge or discharge this capacitance
to its n-bit accuracy in one-half of a clock cycle. When the SHA
goes into track mode, the input source must charge or discharge
capacitor C
H
from the voltage already stored on C
H
to the new
voltage. In the worst case, a full-scale voltage step on the
input source must provide the charging current through the
R
ON
(100
) of Switch 1 and quickly (within 1/2 CLK period)
settle. This situation corresponds to driving a low input impedance.
On the other hand, when the source voltage equals the value
previously stored on C
H
, the hold capacitor requires no input
current and the equivalent input impedance is extremely high.
Adding series resistance between the output of the signal source
and the A
IN
pin reduces the drive requirements placed on the
signal source. Figure 20 shows this configuration.
AINP
AINN
< 50
SHUNT
< 50
V
S
Figure 20. Simple ADC Drive Configuration
The bandwidth of the particular application limits the size of this
resistor. To maintain the performance outlined in the data sheet
specifications, the resistor should be limited to 50
or less. For
applications with signal bandwidths less than 10 MHz, the user
may proportionally increase the size of the series resistor. Alter-
natively, adding a shunt capacitance between the A
IN
pins can
RxI[7:4]
t
HT
t
TV
MCLK
Rx SYNC
Rx IQ
RxI[3:0]
RxQ[3:0]
RxQ[7:4]
RxI[7:4]'
RxI[3:0]'
RxQ[3:0]'
RxQ[7:4]'
RxI[3:0]"
RxI[7:4]"
IF-10
[11:2]
IF
IF-12
[11:0]
IF-10
[11:2]'
IF-12
[11:0]'
IF-10
[11:2]"
IF-12
[11:0]"
IF-10
[11:2]'''
IF-12
[11:0]'''
IF-10
[11:2]""
IF-12
[11:0]""
Figure 18. Receive Timing Diagram
相關PDF資料 |
PDF描述 |
|---|---|
| AD9874 | IF Digitizing Subsystem |
| AD9874BST | IF Digitizing Subsystem |
| AD9874EB | IF Digitizing Subsystem |
| AD9875BSTRL | Broadband Modem Mixed-Signal Front End |
| AD9875 | Broadband Modem Mixed-Signal Front End |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9874 | 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Digitizing Subsystem |
| AD9874ABST | 功能描述:IC IF DIGIT SUBSYSTEM 48-LQFP RoHS:否 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標準包裝:100 系列:* |
| AD9874ABST | 制造商:Analog Devices 功能描述:IF DIGITIZING SYBSYSTEM ((NW)) 制造商:Analog Devices 功能描述:IC, IF DIGITIZING SUBSYSTEM, LQFP-48 |
| AD9874ABST | 制造商:Analog Devices 功能描述:IC IF DIG SUBSYSTEM |
| AD9874ABSTRL | 功能描述:IC IF DIGIT SUBSYSTEM 48-LQFP RoHS:否 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標準包裝:100 系列:* |
發布緊急采購，3分鐘左右您將得到回復。