欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: AD9873JS
廠商: ANALOG DEVICES INC
元件分類: 通信及網絡
英文描述: Analog Front End Converter for Set-Top Box, Cable Modem
中文描述: SPECIALTY TELECOM CIRCUIT, PQFP100
封裝: METRIC, QFP-100
文件頁數: 32/39頁
文件大小: 935K
代理商: AD9873JS
REV. 0
AD9873
–32–
5
6
4
3
2
7
8
9
10
1
11
12
16
17
15
14
13
18
19
20
21
22
23
24
25
26
27
28
29
30
3
3
3
3
3
3
3
4
4
4
4
4
4
4
4
4
4
5
3
3
76
75
77
78
79
74
73
72
71
70
69
80
65
64
66
67
68
63
62
61
60
59
58
57
56
55
54
53
52
51
1
9
9
9
9
9
9
9
9
9
9
8
8
8
8
8
8
8
8
8
MQFP
TOP VIEW
(Pins Down)
V
A
I
I
A
A
R
R
A
A
I
I
A
A
R
R
A
A
Q
Q
T
T
D
D
P
P
R
D
D
D
S
C
S
S
D
D
P
R
F
A
AGND IQ
I IN+
I IN
AGND IQ
REFT8
REFB8
AGND IQ
AVDD IQ
DRVDD
REF CLK
DRGND
DGND SD
SDELTA0
SDELTA1
DVDD SD
CA_ENABLE
CA DATA
CA CLK
DVDD OSC
OSCIN
XTAL
DGND OSC
AGND PLL
PLL FILTER
AVDD PLL
DVDD PLL
DGND PLL
AVDD Tx
Tx+
Tx
DRGND
DRVDD
(MSB) IF(11)
IF(10)
IF(9)
IF(8)
IF(7)
IF(6)
IF(5)
IF(4)
IF(3)
IF(2)
IF(1)
IF(0)
(MSB) Rx IQ(3)
Rx IQ(2)
Rx
IQ(1)
Rx
IQ(0)
Rx
SYNC
DRGND
DRVDD
MLCK
DVDD
DGND
Tx
SYNC
(MSB) Tx
IQ(5)
Tx
IQ(4)
Tx
IQ(3)
Tx
IQ(2)
AD9873
AVDD
0.1 F
10 F
0.01 F
0.1 F 0.01 F
0.01 F
0.1 F
0.1 F
0.1 F
10 F
0.01 F
10 F
0.1 F
0.1 F
10 F
0.1 F
0.1 F
0.1 F
0.1 F
10 F
0.1 F
0.1 F
EXTERNAL
POWER SUPPLY
DECOUPLING
DGND
Tx
GND
OSC
GND
AGND IQ
AGND
V
AS
V
DS
V
DR
0.1 F
0.1 F
10 F
0.1 F
10 F
Figure 24. Power Supply Decoupling
POWER AND GROUNDING CONSIDERATIONS
In systems seeking to simultaneously achieve high speed and high
performance, the implementation and construction of the printed
circuit board design is often as important as the circuit design.
Proper RF techniques must be used in device selection, placement,
routing, supply bypassing, and grounding. Figure 24 illustrates
proper power supply decoupling. Split-ground technique can
be used to isolate digital and high-speed clock generation noise
from the analog front ends. The analog front end may be
further split to minimize crosstalk between the transmit and
receive sections. Noise-sensitive video-IF signals can also be
separated from the more robust IQ-ADC signal path. One com-
mon ground underneath the chip connects all ground splits and
assures short distances for ground pin connections. Figure 24
uses two separate power supplies. V
AS
powers the analog and
clock generation section of the chip while V
DS
is used for the
digital signals of the chip. An extra power supply V
DR
is only
needed in applications that require lower level digital outputs.
D
RVDD
and D
VDD
pins should be connected together for normal
mode. V
DS
(and V
DR
) should not be directly connected to the
power supply of noisy digital signal processing chips. It might
even be considered as an analog supply. Ferrite beads and 10 F
decoupling capacitors isolate power supplies between functional
blocks. Each supply pin is further decoupled with a 0.1 F multi-
layer ceramic capacitor that is mounted as close as possible to
the pin. In the high-speed PLL and DAC sections additional
0.01
F capacitors may be required as shown in Figure 24.
相關PDF資料
PDF描述
AD9874 IF Digitizing Subsystem
AD9874BST IF Digitizing Subsystem
AD9874EB IF Digitizing Subsystem
AD9875BSTRL Broadband Modem Mixed-Signal Front End
AD9875 Broadband Modem Mixed-Signal Front End
相關代理商/技術參數
參數描述
AD9874 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Digitizing Subsystem
AD9874ABST 功能描述:IC IF DIGIT SUBSYSTEM 48-LQFP RoHS:否 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標準包裝:100 系列:*
AD9874ABST 制造商:Analog Devices 功能描述:IF DIGITIZING SYBSYSTEM ((NW)) 制造商:Analog Devices 功能描述:IC, IF DIGITIZING SUBSYSTEM, LQFP-48
AD9874ABST 制造商:Analog Devices 功能描述:IC IF DIG SUBSYSTEM
AD9874ABSTRL 功能描述:IC IF DIGIT SUBSYSTEM 48-LQFP RoHS:否 類別:RF/IF 和 RFID >> RF 其它 IC 和模塊 系列:- 標準包裝:100 系列:*
主站蜘蛛池模板: 定兴县| 巫溪县| 洛浦县| 连山| 荆州市| 额尔古纳市| 孟连| 乐安县| 桦川县| 邯郸县| 色达县| 翁源县| 静宁县| 双流县| 南开区| 珠海市| 石屏县| 哈尔滨市| 龙川县| 交城县| 丹江口市| 延安市| 潞城市| 凯里市| 曲沃县| 商都县| 襄垣县| 宁陵县| 长顺县| 竹山县| 永福县| 永定县| 南澳县| 舒城县| 土默特右旗| 和龙市| 松原市| 体育| 枣阳市| 彰化市| 色达县|