- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373970 > AD9886KS-100 (ANALOG DEVICES INC) Analog Interface for Flat Panel Displays PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9886KS-100 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | Analog Interface for Flat Panel Displays |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP160 |
| 封裝： | PLASTIC, MQFP-160 |
| 文件頁(yè)數(shù)： | 13/32頁(yè) |
| 文件大小： | 248K |
| 代理商： | AD9886KS-100 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)
REV. 0
AD9886
–13–
Table IV. Recommended VCO Range and Charge Pump Current Settings for Standard Display Formats
Refresh
Rate
Horizontal
Frequency
Standard
Resolution
640
×
480
Pixel Rate
VCORNGE
CURRENT
VGA
60 Hz
72 Hz
75 Hz
85 Hz
31.5 kHz
37.7 kHz
37.5 kHz
43.3 kHz
25.175 MHz
31.500 MHz
31.500 MHz
36.000 MHz
00
00
00
00
101
101
110
110
SVGA
800
×
600
56 Hz
60 Hz
72 Hz
75 Hz
85 Hz
35.1 kHz
37.9 kHz
48.1 kHz
46.9 kHz
53.7 kHz
36.000 MHz
40.000 MHz
50.000 MHz
49.500 MHz
56.250 MHz
00
01
01
01
01
101
101
101
101
110
XGA
1024
×
768
60 Hz
70 Hz
75 Hz
80 Hz
85 Hz
48.4 kHz
56.5 kHz
60.0 kHz
64.0 kHz
68.3 kHz
65.000 MHz
75.000 MHz
78.750 MHz
85.500 MHz
94.500 MHz
01
10
10
10
10
110
101
101
101
101
SXGA
1280
×
1024
60 Hz
75 Hz
85 Hz
64.0 kHz
80.0 kHz
91.1 kHz
108.000 MHz
135.000 MHz
157.500 MHz
*
10
11
10
110
110
110
UXGA
1600
×
1200
60 Hz
65 Hz
70 Hz
75 Hz
85 Hz
75.0 kHz
81.3 kHz
87.5 kHz
93.8 kHz
106.3 kHz
162.000 MHz
*
175.500 MHz
*
189.000 MHz
*
202.500 MHz
*
229.500 MHz
*
10
10
10
10
11
110
110
110
110
110
*
Graphics sampled at one-half the incoming pixel rate using Alternate Pixel Sampling mode.
Table II. VCO Frequency Ranges
Pixel Clock
Range (MHz)
K
VCO
Gain
(MHz/V)
PV1
PV0
0
0
1
1
0
1
0
1
12–35
35–70
70–110
110–140
150
150
150
180
3. The 3-Bit Charge Pump Current Register. This register
allows the current that drives the low pass loop filter to be
varied. The possible current values are listed in Table III.
Table III. Charge Pump Current/Control Bits
Ip2
Ip1
Ip0
Current ( A)
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
50
100
150
250
350
500
750
1500
4. The 5-Bit Phase Adjust Register. The phase of the generated
sampling clock may be shifted to locate an optimum sam-
pling point within a clock cycle. The Phase Adjust register
provides 32 phase-shift steps of 11.25
°
each. The Hsync
signal with an identical phase shift is available through the
HSOUT pin. Phase adjustment is still available if the pixel
clock is being provided externally.
The COAST pin is used to allow the PLL to continue to run
at the same frequency, in the absence of the incoming Hsync
signal. This may be used during the vertical sync period, or
any other time that the Hsync signal is unavailable. The
polarity of the COAST signal may be set through the Coast
Polarity Register. Also, the polarity of the Hsync signal may
be set through the HSYNC Polarity Register. For both
HSYNC and COAST, a value of “1” inverts the signal.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9886KS-140 | Analog Interface for Flat Panel Displays |
| AD9898 | CCD Signal Processor with Precision Timing⑩ Generator |
| AD9898KCP-20 | CCD Signal Processor with Precision Timing⑩ Generator |
| AD9898KCPRL-20 | TVPS00RF-21-41S W/ PC CON |
| AD9901 | Ultrahigh Speed Phase/Frequency Discriminator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9886KS-140 | 制造商:Rochester Electronics LLC 功能描述:A/D INTERFACE FOR FLAT PANEL, 140 MSPS - Bulk 制造商:Analog Devices 功能描述: |
| AD9887 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
| AD9887/PCB | 制造商:Analog Devices 功能描述:INTRFC DUAL FOR FLAT PNL DISPLAYS 160MQFP - Bulk |
| AD9887A | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Interface for Flat Panel Displays |
| AD9887A/PCB | 制造商:Analog Devices 功能描述:INTRFC FOR FLAT PNL DISPLAY 16SOIC W - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。